## Off-Line Digital Green-Mode Quasi-Resonant PWM Controller

### 1.0 Features

- No-load power consumption < 30mW at 230V<sub>AC</sub> along with fast dynamic load response and short turn-on delay in typical 5V2.4A 12W compact adapter/charger applications
- Tight constant-voltage and constant current regulation across line and load range
- Primary-side feedback eliminates opto-isolators and simplifies design
- Intelligent low power management achieves ultra-low operating current (~250µA) at no-load
- Proprietary optimized 89kHz maximum PWM switching frequency with quasi-resonant operation achieves best size, efficiency and common mode noise
- User-configurable 5-level cable drop compensation provides design flexibility
- EZ-EMI® design enhances manufacturability
- Adaptive multi-mode PWM/PFM control improves efficiency
- Complies with EPA 2.0 energy-efficiency specifications with ample margin
- Built-in single-point fault protections against output short-circuit, output over-voltage and output over-current
- Dedicated pins for external over-temperature protection and over-voltage protection, with latch function available
- On-chip internal over-temperature protection
- No audible noise over entire operating range

## 2.0 Description

The iW1699B is a high performance AC/DC power supply controller which uses digital control technology to build peak current mode PWM flyback power supplies. The device operates in quasi-resonant mode to provide high efficiency along with a number of key built-in protection features while minimizing the external component count, simplifying EMI design and lowering the total bill of material cost. The iW1699B removes the need for secondary feedback circuit while achieving excellent line and load regulation. It also eliminates the need for loop compensation components while maintaining stability over all operating conditions. Pulse-by-pulse waveform analysis allows for a loop response that is much faster than traditional solutions, resulting in improved dynamic load response. The built-in power limit function enables optimized transformer design in universal off-line applications and allows for a wide input voltage range.

iWatt's innovative proprietary technology ensures that power supplies built with the iW1699B can achieve both highest average active efficiency and less than 30mW no-load power consumption, and have fast dynamic load response in a compact form factor in typical 5V2.4A 12W applications. The active start-up scheme enables shortest possible startup time without sacrificing no-load power loss.

### 3.0 Applications

- Compact AC/DC adapters or chargers for media tablets and smart phones
- AC/DC adapters for consumer electronics



Figure 3.1: iW1699B Typical Application Circuit (Using Depletion Mode N-FET as Active Start-up Device) (Achieving < 30mW No-load Power Consumption in 5V2.4A 12W Adapter Designs)







Figure 3.2: iW1699B Typical Application Circuit (Alternative Circuit without Using Active Start-up Device)

Note: Pin 4 (ASU) can be left unconnected if an active start-up device is not needed in the application circuit.

### 4.0 Pinout Description



Figure 4.1:	8 Lead SOIC-8 Package
-------------	-----------------------

Pin #	Name	Туре	Pin Description
1	V	Analog Input	Auxiliary voltage sense. Used for primary side regulation.
2	SD	Analog Input	External shutdown control. Can be configured for external over-temperature protection (OTP) by connecting an NTC resistor from this pin to Ground.
3	CFG	Analog Input	Used for external cable drop compensation (CDC) configuration and supplemental over-voltage protection (OVP).
4	ASU	Output	Control signal. Used for active start-up device (BJT or depletion mode NFET).
5	I <sub>sense</sub>	Analog Input	Primary current sense. Used for cycle-by-cycle peak current control and limit.
6	OUTPUT	Output	Gate drive for external MOSFET switch.
7	GND	Ground	Ground.
8	V <sub>cc</sub>	Power Input	IC power supply.



### 5.0 Absolute Maximum Ratings

Absolute maximum ratings are the parameter values or ranges which can cause permanent damage if exceeded. For maximum safe operating conditions, refer to Electrical Characteristics in Section 6.0.

Parameter	Symbol	Value	Units
DC supply voltage range (pin 8, I <sub>CC</sub> = 20mA max)	V <sub>cc</sub>	-0.3 to 25.0	V
Continuous DC supply current at $V_{CC}$ pin ( $V_{cc}$ = 15V)	I <sub>cc</sub>	20	mA
ASU output (pin 4)		-0.3 to 19.0	V
OUTPUT (pin 6)		-0.3 to 20.0	V
V <sub>SENSE</sub> input (pin 1, I <sub>Vsense</sub> ≤ 10mA)		-0.7 to 4.0	V
I <sub>sense</sub> input (pin 5)		-0.3 to 4.0	V
SD (pin 2)		-0.3 to 4.0	V
CFG (pin 3, I <sub>CFG</sub> ≤ 20mA)		-0.8 to 4.0	V
Maximum junction temperature	T <sub>JMAX</sub>	150	°C
Operating junction temperature	Т <sub>ЈОРТ</sub>	-40 to 150	°C
Storage temperature	T <sub>stg</sub>	-65 to 150	°C
Thermal resistance junction-to-ambient	θ <sub>JA</sub>	160	°C/W
ESD rating per JEDEC JESD22-A114		2,000	V
Latch-Up test per JEDEC 78		±100	mA

## 6.0 Electrical Characteristics

 $V_{cc}$  = 12V, -40°C ≤  $T_A$  ≤ +85°C, unless otherwise specified.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
V <sub>SENSE</sub> SECTION (Pin 1)							
Input leakage current	I <sub>BVS</sub>	V <sub>SENSE</sub> = 2V			1	μA	
Nominal voltage threshold	V <sub>SENSE(NOM)</sub>	$T_A = 25^{\circ}C$ , negative edge	1.521	1.536	1.551	V	
V <sub>SENSE</sub> -based output OVP threshold with no CDC compensation (Note 1)	$V_{\text{SENSE(MAX)}}$	$T_A = 25^{\circ}C$ , negative edge		1.838		V	
I <sub>SENSE</sub> SECTION (Pin 5)							
Over-current threshold	V <sub>OCP</sub>		1.11	1.15	1.19	V	
I <sub>SENSE</sub> regulation upper limit (Note 2)	V <sub>IPK(HIGH)</sub>			1.00		V	
I <sub>SENSE</sub> regulation lower limit (Note 2)	V <sub>IPK(LOW)</sub>			0.23		V	
Input leakage current	I <sub>LK</sub>	I <sub>SENSE</sub> = 1.0V			1	μA	



## 6.0 Electrical Characteristics

 $V_{cc}$  = 12V, -40°C ≤  $T_{A}$  ≤ +85°C, unless otherwise specified.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
SD SECTION (Pin 2)							
Shutdown threshold (falling edge)	V <sub>SD-TH(F)</sub>		0.95	1.0	1.05	V	
Shutdown threshold before start-up	V <sub>SD-TH(ST_F)</sub>		1.14	1.2	1.26	V	
Shutdown current source	I <sub>SD</sub>		95	100	105	μA	
CFG SECTION (Pin 3)							
OVP shutdown threshold (rising edge)	V <sub>SD-TH(R)</sub>		0.96	1.015	1.07	V	
OUTPUT SECTION (Pin 6)							
Driver pull-down ON-resistance	R <sub>DS(ON)PD</sub>	I <sub>SINK</sub> = 5mA		12		Ω	
Driver pull-up ON-resistance	R <sub>DS(ON)PU</sub>	I <sub>SOURCE</sub> = 5mA		133		Ω	
Rise time (Note 2)	t <sub>R</sub>	$T_A = 25^{\circ}C, C_L = 330pF$ 10% to 90%		173		ns	
Fall time (Note 2)	t <sub>F</sub>	$T_A = 25^{\circ}C, C_L = 330pF$ 90% to 10%		14		ns	
Switching frequency (Note 3)	f <sub>sw</sub>	> 50% load		89		kHz	
V <sub>cc</sub> SECTION (Pin 8)					1		
Operating voltage (Note 2)	V <sub>cc</sub>				20	V	
Start-up threshold	V <sub>CC(ST)</sub>	V <sub>cc</sub> rising	12.7	13.7	14.7	V	
Under-voltage lockout threshold	V <sub>CC(UVL)</sub>	V <sub>cc</sub> falling	5.2	5.5	5.8	V	
Latch release threshold	$V_{CC(RLS)}$	V <sub>cc</sub> falling	4.2	4.5	4.8	V	
Start-up current	I <sub>IN(ST)</sub>	V <sub>cc</sub> = 12V		7.6		μA	
Quiescent current	I <sub>CCQ</sub>	C <sub>L</sub> = 330pF, V <sub>SENSE</sub> = 1.5V		4.1		mA	
ASU SECTION (Pin 4)							
Maximum operating voltage (Note 2)	V <sub>ASU(MAX)</sub>				16	V	
Resistance between $V_{cc}$ and ASU	R <sub>Vcc_ASU</sub>			1100		kΩ	
THERMAL CHARACTERISTICS							
Thermal Shutdown Threshold (Note 2)	T <sub>SD</sub>			150		°C	
Thermal Shutdown Recovery (Note 2)	T <sub>SD-R</sub>			100		°C	

Notes:

Note 1: The V<sub>SENSE</sub>-based output OVP threshold depends on the CDC setup, see Section 9.12 for more details.

Note 2: These parameters are not 100% tested. They are guaranteed by design and characterization.

Note 3: Operating frequency varies based on the load conditions, see Section 9.6 for more details.

# Off-Line Digital Green-Mode Quasi-Resonant PWM Controller



### 7.0 Typical Performance Characteristics



#### Notes:

Note 1. Operating frequency varies based on the load conditions, see Section 9.6 for more details.

### Off-Line Digital Green-Mode Quasi-Resonant PWM Controller



### 8.0 Functional Block Diagram



Figure 8.1: iW1699B Functional Block Diagram

### 9.0 Theory of Operation

The iW1699B is a digital controller which uses a new, proprietary primary-side control technology to eliminate the opto-isolated feedback and secondary regulation circuits required in traditional designs. This results in a low-cost solution for low power AC/DC adapters. The core PWM processor uses fixed-frequency Discontinuous Conduction Mode (DCM) operation at higher power levels and switches to variable frequency operation at light loads to maximize efficiency. Furthermore, iWatt's digital control technology enables fast dynamic response, tight output regulation, and full-featured circuit protection with primary-side control.

The block diagram in Figure 8.1 illustrates the iW1699B operating in peak current mode control. The digital logic control block generates the switching on-time and off-time information based on the output voltage and current feedback signal and provides commands to dynamically control the external MOSFET gate voltage. The  $\mathbf{I}_{\text{SENSE}}$  is an analog input configured to sense the primary current in a voltage form. In order to achieve the peak current mode control and cycle-by-cycle current limit, the  $V_{\mbox{\tiny IPK}}$  sets the threshold for the I<sub>SENSE</sub> to compare with, and it varies in the range of 0.23V (typical) to 1.00V (typical) under different line and load conditions. The system loop is automatically compensated internally by a digital error amplifier. Adequate system phase margin and gain margin are guaranteed by design and no external analog components are required for loop compensation. The iW1699B uses an advanced digital

control algorithm to reduce system design time and increase reliability.

Furthermore, accurate secondary constant current operation is achieved without the need for any secondary-side sense and control circuits.

The iW1699B uses adaptive multi-mode PWM/PFM control to dynamically change the MOSFET switching frequency for efficiency, EMI, and power consumption optimization. In addition, it achieves unique MOSFET quasi-resonant switching to further improve efficiency and reduce EMI. Built-in single-point fault protection features include over-voltage protection (OVP), output short-circuit protection (SCP), over-current protection (OCP), and I<sub>SENSE</sub> fault detection. In particular, it ensures that power supplies built with the iW1699B can meet 5-star energy rating requirements and achieve fast dynamic-load response in typical 5V2.4A 12W compact adapter/charger applications.

iWatt's digital control scheme is specifically designed to address the challenges and trade-offs of power conversion design. This innovative technology is ideal for balancing new regulatory requirements for green mode operation with more practical design considerations such as minimum cost, smallest size, and high performance output control.

### Off-Line Digital Green-Mode Quasi-Resonant PWM Controller

#### 9.1 Pin Detail

#### Pin 1 – V<sub>SENSE</sub>

Sense signal input from auxiliary winding. This provides the secondary voltage feedback used for output regulation.

#### Pin 2 – SD

External shutdown control. If the voltage at this pin is lower than 1.2V (typical) at the beginning of start-up or lower than 1.0V(typical) during normal operation, then the IC shuts down. Leave this pin unconnected if the shutdown control is not used (Refer to Section 9.14).

#### Pin 3 – CFG

Used to configure external cable drop compensation (CDC) at the beginning of start-up and provide over-voltage protection during normal operation by sensing output voltage via auxiliary winding.

#### Pin 4 – ASU

Control signal for active start-up device. This signal is pulled low after start-up is finished to cut off the active device.

#### Pin 5 – I<sub>sense</sub>

Primary current sense. Used for cycle-by-cycle peak current control and limit.

#### Pin 6 – OUTPUT

Gate drive for the external power MOSFET switch.

#### Pin 7 – GND

Ground.

#### Pin 8 – V<sub>cc</sub>

Power supply for the controller during normal operation. The controller starts up when  $V_{cc}$  reaches 13.7V (typical), and shuts down when the  $V_{cc}$  voltage drops below 5.5V (typical). A decoupling capacitor of 0.1  $\mu$ F or so should be connected between the  $V_{cc}$  pin and GND.

### 9.2 Active Start-up and Soft-Start

The active start-up schemes enable the shortest possible turn-on delay without sacrificing no-load power loss. Refer to Figure 3.1 for active start-up circuits using external depletion mode N-FET. Prior to start-up, the ENABLE signal is low, and the ASU pin voltage closely follows the  $V_{cc}$  pin voltage, as shown in Figure 9.1. Consequently, the depletion mode N-FET is turned on, allowing the start-up current to charge the  $V_{cc}$  bypass capacitor. When the  $V_{cc}$  bypass capacitor is

charged to a voltage higher than the start-up threshold V<sub>CC(ST)</sub>, the ENABLE signal becomes active and the iW1699B begins to perform initial OTP check (See Section 9.14), followed by CDC configuration (See Section 9.12). Afterwards, the iW1699B commences the soft-start function. During this start-up process an adaptive soft-start control algorithm is applied, where the initial output pulses are small and gradually get larger until the full pulse width is achieved. The peak current is limited cycle by cycle by the I<sub>PEAK</sub> comparator. If at any time the V<sub>CC</sub> voltage drops below the under-voltage lockout (UVLO) threshold V<sub>CC(UVL)</sub> then the iW1699B goes to shutdown. At this time the ENABLE signal becomes low and the V<sub>CC</sub> capacitor begins to charge up again towards the start-up threshold to initiate a new soft-start process. Start-up Sequencing



Figure 9.1: Start-up Sequencing Diagram

When the ENABLE signal initiates the soft-start process, it also pulls down the ASU pin voltage at the same time, which turns off the depletion mode N-FET, thus minimizing the no-load standby power consumption.

In applications where the active start-up is not needed, the start-up resistor can be directly connected to the  $V_{cc}$  pin without using the active start-up device, and the ASU pin can be left unconnected. Refer to Figure 3.2 for the application circuit.

### 9.3 Understanding Primary Feedback

Figure 9.2 illustrates a simplified flyback converter. When the switch Q1 conducts during  $t_{_{ON}}(t)$ , the current  $i_g(t)$  is directly drawn from rectified  $v_g(t)$ . The energy  $E_g(t)$  is stored in the magnetizing inductance  $L_{_{M}}$ . The rectifying diode D1 is reversely-biased and the load current  $I_o$  is supplied by the secondary capacitor  $C_o$ . When Q1 turns off, D1 conducts and the stored energy  $E_g(t)$  is delivered to the output.





Figure 9.2: Simplified Flyback Converter

In order to tightly regulate the output voltage, the information about the output voltage and load current must be accurately sensed. In the DCM flyback converter, this information can be read via the auxiliary winding or the primary magnetizing inductance ( $L_M$ ). During the Q1 on-time, the load current is supplied from the output filter capacitor  $C_0$ . The voltage across  $L_M$  is  $v_g(t)$ , assuming the voltage dropped across Q1 is zero. The current in Q1 ramps up linearly at a rate of:

$$\frac{di_g(t)}{dt} = \frac{v_g(t)}{L_M} \tag{9.1}$$

At the end of on-time, the current has ramped up to:

$$i_{g_peak}(t) = \frac{v_g(t) \times t_{ON}}{L_M}$$
(9.2)

This current represents a stored energy of:

$$E_g = \frac{L_M}{2} \times i_{g_peak} \left(t\right)^2 \tag{9.3}$$

When Q1 turns off at  $t_o$ ,  $i_g(t)$  in  $L_M$  forces a reversal of polarities on all windings. Ignoring the communication-time caused by the leakage inductance  $L_K$  at the instant of turn-off  $t_o$ , the primary current transfers to the secondary at a peak amplitude of:

$$i_d(t) = \frac{N_P}{N_S} \times i_{g_-peak}(t)$$
(9.4)

Assuming the secondary winding is master, and the auxiliary winding is slave, the auxiliary voltage is given by:

$$V_{AUX} = \frac{N_{AUX}}{N_S} (V_O + \Delta V)$$
(9.5)

and reflects the output voltage as shown in Figure 9.3.



Figure 9.3: Auxiliary Voltage Waveforms

The voltage at the load differs from the secondary voltage by a diode drop and IR losses. Thus, if the secondary voltage is always read at a constant secondary current, the difference between the output voltage and the secondary voltage is a fixed  $\Delta V$ . Furthermore, if the voltage can be read when the secondary current is small,  $\Delta V$  is also small. With the iW1699B,  $\Delta V$  can be ignored.

The real-time waveform analyzer in the iW1699B reads this information cycle by cycle. The device then generates a feedback voltage  $V_{FB}$ . The  $V_{FB}$  signal precisely represents the output voltage under most conditions and is used to regulate the output voltage.

### 9.4 Constant Voltage Operation

After soft-start has been completed, the digital control block measures the output conditions. It determines output power levels and adjusts the control system according to a light load or heavy load. If this is in the normal range, the device operates in the Constant Voltage (CV) mode, and changes the pulse width ( $t_{ON}$ ) and off time ( $t_{OFF}$ ) in order to meet the output voltage regulation requirements.

If no voltage is detected on  $V_{\text{SENSE}}$  it is assumed that the auxiliary winding of the transformer is either open or shorted and the iW1699B shuts down.

#### 9.5 Current Limit and Constant Current Operation

In overload condition, the iW1699B enters constant current (CC) mode to limit the output current on a cycle-by-cycle basis. In this mode of operation the output current is limited to a constant level regardless of the output voltage, while avoiding continuous conduction mode operation. In case of very heavy loading when the output voltage is low enough, the iW1699B shuts down.

The iW1699B senses the load current indirectly through the primary current, which is detected by the pin  $I_{\text{SENSE}}$  through a resistor from the MOSFET source to ground.

When operating in the CC mode, with the decrease of equivalent load resistance or battery voltage, both the output voltage and  $V_{\rm CC}$  decrease. After the  $V_{\rm CC}$  voltage is below UVLO threshold the iW1699B shuts down (see Section 9.10). Meanwhile, the iW1699B monitors the output voltage, and shuts down the system when the detected output voltage is lower than certain level; this is known as "CC shutdown voltage." The shutdown can occur under either one of the above two conditions.

The iW1699B provides two options for the "CC shutdown voltage," and they are 3V and 0.75V (see Section 11.0). The "CC shutdown voltage" here refers to the voltage at the cable end, and the output voltage at the PCB end is the sum of the "CC shutdown voltage" and the "cable comp" (specified in Section 9.12). Similar to the "cable comp", the "CC shutdown voltage" is also specified based on the nominal output voltage of 5V. For different output voltage, the actual "CC shutdown voltage" must be scaled accordingly. As a result, the "CC shutdown voltage" option can adaptively match the cable voltage drop at CC mode. For instance, for a 5V2A charger design, if the cable resistance is around  $150m\Omega$ , the voltage drop across the cable is around 300mV under both the CV mode full load and CC mode conditions. Assuming the iW1699B-05 (which applies to the 3V CC shutdown voltage option) is used in the 5V2A charger design, if no CDC is configured, at CV full load, the voltage at the PCB end is around 5V, and the voltage at the cable end is around 4.7V. Then the CC shutdown occurs when the voltage at the PCB end decreases to 3V, and the voltage at the cable end decreases to 2.7V. Normally a CDC is needed in this design to achieve a desirable voltage regulation at CV mode, for example, the CDC is configured as 300mV. Then at CV full load, the voltage at the PCB end is around 5.3V, and the voltage at the cable end is around 5V. Correspondingly the CC shutdown occurs when the voltage at the PCB end decreases to 3.3V, and the voltage at the cable end decreases to 3V.

The iW1699B also provides a product option to disable the CC mode operation, which is known as "no CC operation". If the power supply enters into the CC mode during normal operation, this product option shuts down the power supply. This feature serves as an over-load protection and can be used in certain adapter applications.



Figure 9.4: Power Envelope

#### 9.6 Multi-Mode PWM/PFM Control and Quasi-Resonant Switching

The iW1699B uses a proprietary adaptive multi-mode PWM /PFM control to dramatically improve the light-load efficiency and the overall average efficiency.

During the constant voltage (CV) operation, the iW1699B normally operates in a pulse-width-modulation (PWM) mode in heavy load conditions. In the PWM mode, the switching frequency keeps around constant. As the output load  $I_{OUT}$  is reduced, the on-time  $t_{ON}$  is decreased, and the controller adaptively transitions to a pulse-frequency-modulation (PFM) mode. In the PFM mode, the MOSFET is turned on for a set duration under a given instantly-rectified AC input voltage, but its off-time is modulated by the load current. With a decreasing load current, the off-time increases and thus the switching frequency decreases.

When the switching frequency approaches to human ear audio band, the iW1699B transitions to a second level of PWM mode, namely the Deep PWM mode (DPWM). In the DPWM mode, the switching frequency keeps around 25kHz in order to avoid audible noise. As the load current is further reduced, the iW1699B transitions to a second level of PFM mode, namely the Deep PFM mode (DPFM), which can reduce the switching frequency to a very low level. Although the switching frequency drops across the audible frequency range during the DPFM mode, the output current in the power converter has reduced to an insignificant level in the DPWM mode before transitioning to the DPFM mode. Therefore, the power converter practically produces no audible noise, while achieving high efficiency across various load conditions.

## Off-Line Digital Green-Mode Quasi-Resonant PWM Controller



As the load current reduces to very low or no-load condition, the iW1699B transitions from the DPFM to the third level of PWM mode, namely the Deep-Deep PWM mode (DDPWM), in which the switching frequency is fixed at around 1.8kHz.

The iW1699B also incorporates a unique proprietary quasi-resonant switching scheme that achieves valley-mode turn-on for every PWM/PFM switching cycle, in all PFM and PWM modes and in both CV and CC operations. This unique feature greatly reduces the switching loss and dv/dt across the entire operating range of the power supply. Due to the nature of quasi-resonant switching, the actual switching frequency can vary slightly cycle by cycle, providing the additional benefit of reducing EMI. These innovative digital control architecture and algorithms enable the iW1699B to achieve the highest overall efficiency and lowest EMI, without causing audible noise over entire operating range.

#### 9.7 Less Than 30mW No-Load Power with Fast Load Transient Response

The iW1699B features a distinctive DDPWM control in no-load conditions to help achieve ultra-low no-load power consumption (< 30mW for typical 5V2.4A 12W applications) and meanwhile to ensure fast dynamic load response. The power supply system designs including the pre-load resistor selection should ensure the power supply can operate in the DDPWM mode under the steady-state no-load condition. If the pre-load resistor is too small, the no-load power consumption increases; on the other hand, if it is too large, the output voltage may increase and even cause over-voltage since the switching frequency is fixed at around 1.8kHz. For typical designs, the pre-load resistor is in the range of  $3k\Omega$  to  $5k\Omega$ .

In addition to using pre-load resistor, the iW1699B employs a few other features to bring down no-load power consumption. First, the iW1699B implements an intelligent low-power management technique that achieves ultra-low chip operating current at no-load, typically less than 250µA. Second, a low UVLO threshold of 5.5V (typical) enables the power supply system design to have a low  $V_{\rm cc}$  voltage at the no-load operation in order to minimize the no-load power. In addition, the active start-up scheme with depletion mode N-FET eliminates the start-up resistor power consumption after the ENABLE signal becomes active. These features combined ensure the lowest system cost power supplies built with the iW1699B can achieve less than 30 mW no-load power consumption at  $230V_{\rm AC}$  input, and very tight constant voltage and constant current regulation over the entire operating range in typical 5V2.4A 12W compact adapter/ charger applications.

While achieving ultra-low no-load power consumption, the iW1699B implements innovative proprietary digital control

technology to intelligently detect any load transient events, and achieve fast dynamic load response for both one-time and repetitive load transients. In particular, for load transients that are demanded in some applications from no-load to full-load, the iW1699B can still maintain a fast enough response to meet the most stringent requirements, with the no-load operating frequency designed at around 1.8kHz.

### 9.8 Variable Frequency Operation Mode

In each of the switching cycles, the falling edge of V<sub>SENSE</sub> is checked. If the falling edge of V<sub>SENSE</sub> is not detected, the off-time is extended until the falling edge of V<sub>SENSE</sub> is detected. The maximum allowed transformer reset time is 110µs. When the transformer reset time reaches 110µs, the iW1699B shuts off.

### 9.9 Internal Loop Compensation

The iW1699B incorporates an internal Digital Error Amplifier with no requirement for external loop compensation. For a typical power supply design, the loop stability is guaranteed to provide at least 45 degrees of phase margin and -20dB of gain margin.

### 9.10 Voltage Protection Features

The secondary maximum output DC voltage is limited by the iW1699B. When the V<sub>SENSE</sub> signal exceeds the output OVP threshold at point 1 indicated in Figure 9.3, the iW1699B shuts down.

For this  $V_{\text{SENSE}}$ -based OVP, latch function is available by product options given in Section 11.0.

Although there is no pin available to directly sense the input voltage, the iW1699B uses an innovative proprietary digital control method to detect and analyze the switch ON time, which provides real-time indirect sensing and monitoring of the magnitude and shape of the DC bulk capacitor voltage. This enables the iW1699B to determine and distinguish various conditions of the AC input voltage such as brownout, brown-in and unplug, and to take appropriate actions. When the AC input voltage drops to below normal operation range and the power supply input is still connected to the AC source, the iW1699B initiates brown-out protection and shuts down the power supply adaptively according to the power supply load condition. Meanwhile, a brown-in input voltage threshold is set with hysteresis. In the case of the power supply input being unplugged or disconnected from the AC source, the iW1699B continues to control the switching actions to discharge the DC bulk capacitor voltage to a safe level before shutting down the power supply. Also, the iW1699B monitors the voltage on the  $V_{cc}$  pin, and the IC shuts down immediately when the voltage on this pin is below the UVLO threshold.

### Off-Line Digital Green-Mode Quasi-Resonant PWM Controller



When any of these faults are met the IC remains biased to discharge the V<sub>cc</sub> supply. Once V<sub>cc</sub> drops below UVLO threshold, the controller resets itself and then initiates a new soft-start cycle. The controller continues attempting start-up until the fault condition is removed. For the latched OVP version, the controller can only start up when the fault is removed and input is unplugged to allow V<sub>cc</sub> to drop to 1.0V below UVLO threshold.

### 9.11 PCL, OCP and SRS Protection

Peak-current limit (PCL), over-current protection (OCP) and sense-resistor-short protection (SRSP) are features built into the iW1699B. With the  $I_{SENSE}$  pin the iW1699B is able to monitor the peak primary current. This allows for cycle-by-cycle peak current control and limit. When the peak primary current multiplied by the  $I_{SENSE}$  resistor is greater than 1.15V, over-current is detected and the IC immediately turns off the gate driver until the next cycle. The output driver sends out a switching pulse in the following cycle, and the switching pulse continues if the OCP threshold is not reached; or, the switching pulse turns off again if the OCP threshold is reached. If the OCP occurs for several consecutive switching cycles, the iW1699B shuts down.

If the  $I_{\text{SENSE}}$  resistor is shorted prior to the power supply startup, there is a potential danger that an over-current condition may not be detected. Thus, the IC is designed to detect this sense-resistor-short fault during startup and the startup process is not pursued if the fault exists. The V<sub>CC</sub> is discharged since the IC remains biased. Once the V<sub>CC</sub> drops below the UVLO threshold, the controller resets itself and then initiates a new soft-start cycle. The controller continues attempting to start up, but does not fully start up until the fault condition is removed.

### 9.12 CDC Configuration

The iW1699B incorporates an innovative approach to allow users to configure cable drop compensation (CDC) externally. This configuration is only performed once at the beginning of start-up. It is completed after the initial OTP check but before the

soft-start commences. During the CDC configuration, the internal digital control block senses the external resistance value between the CFG pin and ground, and then sets a corresponding CDC level to allow the device to compensate for IR drop in the secondary circuitry during normal operation.

Figure 3.1 shows a simple circuit to set CDC level by connecting a resistor,  $R_{CDC}$ , from the CFG pin to ground. The iW1699B provides five levels of CDC configurations: 0, 75mV, 150mV, 300mV, and 450mV, which refer to 5V nominal output voltage. Table 9.1 below shows the resistance range for each of the five CDC levels. In practice, it is recommended to select resistance in the middle of the range wherever possible.

The "Cable Comp" specified in Table 9.1 refers to the voltage increment at PCB end from no-load to full-load conditions in the CV mode, with the assumption that the secondary diode voltage drop can be ignored at the point when the secondary voltage is sensed. Also, the "Cable Comp" is specified based on the nominal output voltage of 5V. For different output voltage, the actual voltage increment needs to be scaled accordingly.

To calculate the amount of cable compensation needed, take the resistance of the cable and connector and multiply it by the maximum output current.

For each of the CDC levels, the internal  $V_{\text{SENSE}}$ -based OVP thresholds are different. Table 9.1 also lists the typical OVP thresholds for each CDC level.

### 9.13 External CFG-Based OVP

In the iW1699B, the CFG pin can also be used to provide the external over-voltage protection (OVP) besides fulfilling the CDC configuration. This external CFG-based OVP serves as a supplemental or extra protection in addition to the  $V_{\text{SENSE}}$ -based OVP. The circuit implementation can be found in Figure 9.5, where two resistors R1 and R2 form a voltage divider to sense output voltage via auxiliary winding, with the tapping point connected to the CFG pin. During the CDC

Table 9.1: Recommended resistance range and corresponding CDC levels for 5 V output

CDC Level	1	2	3	4	5
$R_{_{CDC}}$ Range (k $\Omega$ )	0 ~ 2.20	2.37 ~ 3.21	3.40 ~ 4.64	4.87 ~ 6.65	6.98 ~ X*
Cable Comp (mV)	0	75	150	300	450
V <sub>SENSE</sub> -based OVP Threshold (V)	1.838	1.861	1.884	1.930	1.976

\* The resistance can be as high as  $100k\Omega$ , provided CFG pin does not float, which causes device to shut down.

configuration the iW1699B does not send out any drive signal at OUTPUT pin, and the switch Q1 remains in the off state. The resistors R1 and R2 are essentially connected in parallel since the bias winding is virtually shorted. Consequently, the paralleled resistance of R1 and R2 sets the CDC level. Meanwhile, during normal operation, the CFG pin reflects output voltage in real-time, in the similar fashion as the  $V_{\text{SENSE}}$  does at point 1 in Figure 9.3. The ratio of R1 to R2 sets the external OVP threshold.

The resistance values for the resistor divider, R1 and R2, can be derived as follows.

First, for the given CDC level, the paralleled resistance of R1 and R2 should be within the range listed in Table 9.1:

$$R_{CDC} = \frac{R_1 \times R_2}{R_1 + R_2} \tag{9.6}$$

Second, during normal operation the voltage divider, R1 and R2, sets the desired OVP threshold:

$$\left(\frac{N_{AUX}}{N_{SEC}}\right) \times V_{OVP} \times \left(\frac{R_2}{R_2 + R_1}\right) >= V_{SD-TH(R)} \tag{9.7}$$

where  $\rm N_{AUX}$  is the number of turns for the bias winding,  $\rm N_{SEC}$  is the number of turns for the secondary winding,  $\rm V_{OVP}$  is the desired OVP tripping point, and  $\rm V_{SD-TH(R)}$  is the internal comparator threshold (1.015V typically) for OVP detection.

The combination of Equations (9.6) and (9.7) leads to

$$R_{I} = \left(\frac{N_{AUX}}{N_{SEC}}\right) \times R_{CDC} \times \left(\frac{V_{OVP}}{V_{SD-TH(R)}}\right)$$

$$R_{2} = \left(\frac{R_{I}}{R_{I} - R_{CDC}}\right) \times R_{CDC}$$
(9.8)

It is recommended the  $R_{CDC}$  value is taken as the median value of the resistance range as given in Table 9.1, and R1 and R2 can then be readily derived from Equation (9.8).

It should be noted when the CFG pin is used to provide external OVP, an additional constraint is applied to the resistance range given in Table 9.1. This is because for the OVP configuration in Figure 9.5, a large negative voltage may occur to the auxiliary winding ( $V_x$  in Figure 9.5) during the switch on-time, which can cause a negative current flowing out of the CFG pin. Care needs to be taken to ensure R1 and R2 are large enough, so that the resulting negative current is less than the maximum allowed current, specified in Section 5.0.



Figure 9.5: Typical Application Circuit with CDC, OVP and external OTP Implemented

i**W1699B** 



## Off-Line Digital Green-Mode Quasi-Resonant PWM Controller

#### 9.14 External OTP

The iW1699B can be configured to provide external over-temperature protection (OTP) by connecting a Negative-Temperature-Coefficient (NTC) resistor from SD pin to GND. Internally, a 100 $\mu$ A current source is injected to the SD pin, which generates a voltage proportional to the NTC resistance. At high ambient temperatures, the NTC resistance becomes low, which results in a low voltage at the SD pin. If the SD pin voltage drops below an internally-set threshold, then the OTP is triggered, and the iW1699B shuts down.

In the iW1699B, the external OTP has a built-in hysteresis by having two thresholds. Before start-up, the OTP is triggered if the SD pin voltage is less than 1.2V; otherwise the device begins the CDC configuration (See Section 9.12), then followed by a normal soft-start process. During normal operation, the OTP threshold is switched to 1.0V, and the device only shuts down when the SD pin voltage is less than 1.0V.

During normal operation, the external OVP and OTP detection alternate every eight cycles. In the eight-cycle duration of OVP detection, the voltage at the CFG pin is fed into the internal comparator's non-inverting input. If the voltage of this pin is above 1.015V at the instant corresponding to point 1 (as indicated in Figure 9.3) for several consecutive cycles. then OVP is triggered. Contrarily, in the external OTP detection duration, if the voltage at SD pin is below 1.0V for several consecutive cycles, then the OTP is triggered, and the device shuts down.

The SD and CFG pins can be configured to provide different types of applications. Figure 9.6 shows four basic configurations:

In Scheme (a), the CFG pin is directly connected to ground, which sets CDC level to be 1 (i.e. no CDC). On the other hand, leaving the SD pin unconnected disables the OTP function.

In Scheme (b), CDC is set to level 1, as in Scheme (a) by grounding the CFG pin. An NTC resistor in paralleled with a capacitor enables the external OTP protection. Note this capacitor is only for decoupling purpose. Its capacitance needs to be less than 47 pF; otherwise the voltage at this pin can cause a prolonged delay and incur unwanted behaviors.

In Scheme (c), a resistor from the CFG pin to ground allows for setting the desired CDC level. Similarly, the NTC resistor enables the external OTP, as it does in Scheme (b).

In Scheme (d), the connections to the CFG and the SD pins are complete as in Figure 9.5, allowing for any level of CDC



configuration, and meanwhile enabling the external OTP and OVP.



Figure 9.6: CFG and SD Pins Configurations

#### 9.15 Internal OTP

The iW1699B features an internal OTP which shuts down the device if the internal die junction temperature reaches above 150°C (typical). The device is kept off until the junction temperature drops below 100°C (typical), when the device initiates a new soft-start process to build up the output voltage.

### 9.16 Latch and Release

In the iW1699B, the external OTP and OVP (including V<sub>SENSE</sub>based and the external CFG-based OVP) can be latched. In addition, for the iW1699B-01, the "no CC operation" shutdown can be latched as well. When the latch occurs, the iW1699B does not attempt to start again even with the fault cleared. In the latch state, the controller recycles itself by periodically ramping V<sub>CC</sub> up and down between V<sub>CC(ST)</sub> and V<sub>CC(UVL)</sub>, and the controller does not start up, provided the input stays connected to the AC source. To get out of the latch state, unplugging the input from the AC source is required, so that the V<sub>CC</sub> is allowed to drop to 1.0V below V<sub>CC(UVL)</sub> to release the latch.

For a fast release,  $V_{cc}$  capacitor can be charged directly from the AC source before the diode-bridge rectifier instead of the bulk capacitor. In this way, when the input is unplugged, the  $V_{cc}$  capacitor is immediately cut off from the bulk capacitor, allowing for much faster discharging to release the latch, and initiate a normal start-up thereafter.

## Off-Line Digital Green-Mode Quasi-Resonant PWM Controller



### **10.0 Physical Dimensions**

8-Lead Small Outline (SOIC) Package



lodn	Inc	hes	Millimeters		
Syr	MIN	MAX	MIN	MAX	
А	0.053	0.069	1.35	1.75	
A1	0.0040	0.010	0.10	0.25	
A2	0.049	0.059	1.25	1.50	
В	0.014	0.019	0.35	0.49	
С	0.007	0.010	0.19	0.25	
D	0.189	0.197	4.80	5.00	
Е	0.150	0.157	3.80	4.00	
е	0.050	0.050 BSC		BSC	
Н	0.228	0.244	5.80	6.20	
h	0.10	0.020	0.25	0.50	
L	0.016	0.049	0.4	1.25	
α	0°	8°			

Figure 10.1: Physical dimensions, 8-lead SOIC package

Compliant to JEDEC Standard MS12F

Controlling dimensions are in inches; millimeter dimensions are for reference only

This product is RoHS compliant and Halide free.

Soldering Temperature Resistance:

[a] Package is IPC/JEDEC Std 020D moisture sensitivity level 1

[b] Package exceeds JEDEC Std No. 22-A111 for solder immersion resistance; package can withstand 10 s immersion < 260°C</p>

Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 mm per side.

The package top may be smaller than the package bottom. Dimensions D and E1 are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body.

### 11.0 Ordering Information

Part Number	Options	Package	Description
iW1699B-01	OVP/external OTP latch, no CC operation	SOIC-8	Tape & Reel <sup>1</sup>
iW1699B-02	No OVP/OTP latch	SOIC-8	Tape & Reel <sup>1</sup>
iW1699B-03	OVP/external OTP latch	SOIC-8	Tape & Reel <sup>1</sup>
iW1699B-05	No OVP/OTP latch, 3V CC shutdown voltage	SOIC-8	Tape & Reel <sup>1</sup>

Note 1: Tape & Reel packing quantity is 2,500 per reel. Minimum ordering quantity is 2,500.



#### Trademark Information

© 2014 iWatt Inc. All rights reserved. iWatt, the iWatt logo, BroadLED, EZ-EMI, Flickerless, and PrimAccurate are registered trademarks and AccuSwitch and Power Management Simplified Digitally are trademarks of iWatt Inc. All other trademarks are the property of their respective owners.

#### Contact Information

Web: https://www.iwatt.com

E-mail: info@iwatt.com

**Phone**: +1 (408) 374-4200

**Fax:** +1 (408) 341-0455

#### iWatt Inc.

675 Campbell Technology Parkway, Suite 150 Campbell, CA 95008

#### **Disclaimer and Legal Notices**

iWatt reserves the right to make changes to its products and to discontinue products without notice. The applications information, schematic diagrams, and other reference information included herein is provided as a design aid only and are therefore provided as-is. iWatt makes no warranties with respect to this information and disclaims any implied warranties of merchantability or non-infringement of third-party intellectual property rights.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

IWATT SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS, OR OTHER CRITICAL APPLICATIONS.

Inclusion of iWatt products in critical applications is understood to be fully at the risk of the customer. Questions concerning potential risk applications should be directed to iWatt, Inc.

iWatt semiconductors are typically used in power supplies in which high voltages are present during operation. High-voltage safety precautions should be observed in design and operation to minimize the chance of injury.