

### (for use with bias-tee)

Description	amplifier with h for EO/LiNo <sub>3</sub> m Gb/s. In low-vo voltage. The an or as a limiting with 14 dB line employs GaAs capacitors. RF choke. Output detector allows	<ul> <li>The iT5060 is a low-cost, plastic-packaged (QFP-N) broadband GaAs traveling-wave MMIC amplifier with high output voltage. In optical communication systems, it is well suited as a driver or EO/LiNo<sub>3</sub> modulators by providing from 3 to 8 Vpp output voltage for NRZ signals up to 12.5 Gb/s. In low-voltage mode, the iT5060 can be used as a pre-driver for a 1.5 to 3 Vpp output voltage. The amplifier can also be used as an optical receiver amplifier gain stage for photodiodes or as a limiting amplifier after the transimpedance amplifier. It can operate from DC to 12.5 GHz with 14 dB linear gain, a +21 dBm P1dB compression point, and +23 dBm Psat. The iT5060 employs GaAs pHEMT technology with silicon nitride as the dielectric of the on-chip MIM sapacitors. RF ports of the iT5060 must be AC coupled and drain bias is provided by external choke. Output voltage control is achieved by reducing the Vd power supply. An on-chip power detector allows external temperature compensation to be provided. For low-voltage operation, the T5060 can be biased through an on-chip resistor, eliminating the need for a bias tee.</li> <li> Broad bandwidth: DC to 11 GHz</li> <li> Suitable for up to 12.5 Gb/s</li> </ul>							
Features Absolute Maximum Ratings	<ul> <li>Suitable for</li> <li>Moderate g</li> <li>Output volta</li> <li>Adjustable of</li> <li>Return Loss</li> <li>Bias: 5 V, a</li> <li>Power dissination 1.1 W a</li> <li>400 mW</li> <li>On-chip power</li> </ul>	up to 12.5 Gb/s ain: 14 dB age: 8 Vpp output voltage: (3 Vpp to 8 Vpp) s: Input –10 dB, output –10 dB t 210 mA ipation: t Vout = 8 Vpp / at Vout = 3 Vpp		• <i>iTe</i> 5060 AA0 1004	000				
	Symbol	Parameters/conditions	Min.	Тур.	Max.	Units			
	Vd	Positive voltage			8	V			
	Vg	Negative voltage	-3			V			
	ld	Positive supply current			300	mA			
	Pin	Input RF power			23	dBm			
	Tch	Operating channel temperature			150	°C			
	Tstg	Storage temperature	-65		150	°C			
							-		

1



(for use with bias-tee)

#### Electrical Characteristics

1. Small signal parameters were tested in wafer form with  $\rm T_{chuck}$  = 25  $^{\circ}\rm C$ 

 $2 J_{rms_d} = sqrt(J_{rms_d}^2 - J_{rms_t}^2)$ where  $J_{rms_t}$  is the RMS jitter measured with thru and  $J_{rms_d}$  is measured with the device under test.

> Test conditions: Vd = 5 V Ids(RF) = 210 mA

Symbol	Parameters/conditions	Min.	Тур.	Max.	Units
BW	3dB bandwidth	10	11		GHz
S21	Small gain signal	13	14	15	dB
RLin	Input return loss (30 kHz to 11 GHz)	-10			dB
RLout	Output return loss (30 kHz to 11 GHz)	-10			dB
S12	Isolation			-20	dB
GD	Group delay from 0.5 GHz to 15 GHz			±40	ps
Pdiss	Power dissipation at 8 Vpp output		1.1	1.2	W
	Bit rate			12.5	Gb/s
Vout	Saturated output voltage (High-voltage mode) At Vd=5.0 V +/- 5% At Vd=4.5 V +/-5% At Vd=4.0 V +/-5%	7.5 6.7 6.0	8 7.2 6.5		Vpp Vpp Vpp
Rt/Ft	Rise/fall time (20%÷ 80%)		25	30	ps
	RMS jitter degradation (in saturation) (2)		0.5	1.1	ps
	Eye crossing control (via Vg bias)	30		70	%
	Voltage control (by means of Vd) High-voltage mode Low-voltage mode	3 1.5		8 3	V V
Vdet	Power detector transfer function		0.37		V/Vpp
Vdet_o	Power detector output (RF off) at Vd=5 V		5		V
Zdet	Power detector load resistance	100			kΩ



(for use with bias-tee)

#### Eye Diagram Performance at 12.5 Gb/s

High-voltage mode Vd provided by external bias tee (See assembly diagram)

### Eye Diagram Performance at 10.7 Gb/s

High-voltage mode Vd provided by external bias tee (See assembly diagram)



Elle Control Setup Measure Calibrate Utilities Help

 $V_{d}$ = 5 V,  $I_{d}$ =210 mA



Input = 1.8 Vpp, Output = 7 Vpp  $V_d$  = 4.5 V, I<sub>d</sub> = 195 mA



Input = 1.8 Vpp, Output = 7 Vpp  $V_d$ = 4.5 V,  $I_d$ = 195 mA

Note: S parameters measured on evaluation board. Effects of board and DC blocks are included.

18 Jun 2003 09:48

#### Eye Diagram Performance at 12.5 Gb/s

Low-voltage mode Vd provided through VDL1 (See assembly diagram)



Input 0.45 Vpp; Output 1.8 Vpp



Input 1.0 Vpp; Output 3.0 Vpp

Note: S parameters measured on evaluation board. Effects of board and DC blocks are included.

www.iterrac.com

This is a Production data sheet. See "Product Status Definitions" on Web site or in catalog for latest development status.



(for use with bias-tee)



Note: S parameters measured on evaluation board. Effects of board and DC blocks are included.

www.iterrac.com

This is a Production data sheet. See "Product Status Definitions" on Web site or in catalog for latest development status.



### (for use with bias-tee)



I his is a Production data sheet. See "Product Status Definitions on Web site or in catalog for latest development status.



### (for use with bias-tee)



This is a Production data sheet. See "Product Status Definitions" on Web site or in catalog for latest development status.