

# ZL38051 Data Sheet Designed for IP Cameras with Advanced Security Features

## **Description**

The ZL38051 is part of Microsemi's Timberwolf audio processor family of products that feature the company's innovative *AcuEdge™* firmware, which implements a set of highly-complex and integrated audio processing algorithms. These algorithms are incorporated into a powerful DSP platform that allows the user to extract intelligible information from adverse audio environments.

The ZL38051 device is ideal for IP cameras, video door bells, and home automation control panels. Its license-free, royalty-free intelligent ZLS38051 *AcuEdge™* firmware provides an advanced feature set including Acoustic Echo Cancellation (AEC), Beamforming (BF), Noise Reduction (NR), Direction of Arrival (DoA), Howling suppression, and a variety of other voice enhancements to improve both the intelligibility and subjective quality of voice in harsh acoustic environments.

Microsemi offers additional tools to speed up the product development cycle. The *MiTuner™* ZLS38508 or ZLS38508LITE GUI software packages allow a user to interactively configure the ZL38051 device. The optional ZLE38470BADA Automatic Tuning Kit provides automatic tuning and easy control for manual fine tuning adjustments.

## **Ordering Information**

- ZL38051LDF1: 64-pin QFN (9×9) Package (Tape & Reel)
- ZL38051LDG1: 64-pin QFN (9×9) Package (Tray)
- ZL38051UGB2: 56-ball WLCSP (3.1×3.1) Package (Tape & Reel)

**Note:**These packages meet RoHS 2 Directive 2011/65/EU of the European Council to minimize the environmental impact of electrical equipment.

## **Applications**

- IP Cameras
- · Security cameras and monitoring systems
- Video door bells
- Home automation control panels




Figure 1 • ZL38051 Block Diagram



## AcuEdge™ ZLS38051 Firmware

- Full Narrowband and Wideband Acoustic Echo cancellation operation
  - Supports long tail Acoustic Echo Canceller (up to 256 ms)
  - Non-linear echo cancellation provides higher tolerance for speaker distortions
- Microphone Beamforming (2 or 3 microphone linear microphone array)
- Direction of Arrival Estimation
- Advanced noise reduction
- Far Field Microphone Processing
  - · Audio Compressor/Limiter/Expander
- Howling detection/suppression
  - Prevents oscillation in AEC audio path
- Provisions for stereo audio mixing and stereo music record and playback (sample rates of 48 kHz) with 16 kHz voice processing
- Various encoding/decoding options:
  - 16-bit 2's complement (linear PCM)
  - G.711 A/mµ law
  - G.722
- Send and receive path 8-band parametric equalizers
- 48 kHz bypass mode
- Configurable Cross-Point Switch

#### **Hardware Features**

- DSP with Voice Hardware Accelerators
- Dual ΔΣ 16-bit digital-to-analog converters (DAC)
- 2 Digital Microphone inputs supporting up to 4 Microphones
- 2 TDM / Inter-IC Sound (I<sup>2</sup>S) ports
- SPI or I<sup>2</sup>C Slave port for host processor interface
- Master SPI port for optional serial Flash interface
  - Device boots from either Flash or Slave SPI
- General Purpose Input/Output pins (GPIOs)
- General purpose UART port for debug

# The *MiTuner*<sup>™</sup> Automatic Tuning Kit and ZLS38508 MiTuner GUI

Microsemi's Automatic Tuning Kit option includes:

- Audio Interface Box hardware
- Microphone and Speaker
- ZLS38508 MiTuner GUI software
- Allows tuning of Microsemi's AcuEdge firmware

The ZLS38508 software features:

- Auto Tuning and Subjective Tuning support
- Provides visual representations of the audio paths with drop-down menus to program parameters, allowing:
  - · Control of the audio routing configuration
  - Programming of key blocks in the transmit (Tx) and receive (Rx) audio paths
  - · Setting analog and digital gains
- Configuration parameters allow users to "fine tune" the overall performance



#### **Tools**

- ZLK38000 Evaluation Kit
- MiTuner™ ZLS38508 and ZLS38508LITE GUI
- MiTuner™ ZLE38470BADA Automatic Tuning Kit

# ZL38051 Data Sheet Designed for IP Cameras with Advanced Security Features





# **Contents**

1	Revision 1.1	vision History							
2	<ul><li>2.1</li><li>2.2</li><li>2.3</li></ul>	Applications							
3	AcuEa 3.1	Ige Firmware							
4	<ul><li>4.1</li><li>4.2</li><li>4.3</li></ul>	Interfaces  Digital Microphone Interface 4.1.1 Analog Microphone Use  DAC Output 4.2.1 Output Driver Configurations 4.2.2 DAC Bias Circuit  TDM Interface 4.3.1 I <sup>2</sup> S Mode 4.3.2 PCM Mode 4.3.3 GCI Mode	6						
5	<ul><li>5.1</li><li>5.2</li><li>5.3</li></ul>	Host Bus Interface 5.1.1 SPI Slave 5.1.2 I <sup>2</sup> C Slave 5.1.3 Host Interrupt Pin UART Master SPI 5.3.1 Flash Interface GPIO	. 18 . 18 . 17 . 17 . 17						
6	Reset		21						
7	Power 7.1	Supply  Power Supply Sequencing/Power up	. 22						
8	8.1 8.2 8.3 8.4	Bootloader Bootstrap Modes Loadable Device Code 8.3.1 Boot Speed Bootup Procedure	. 2! . 2! . 2!						
9	9.1	Pinouts	. 27						



10	Pin De	escriptions	29
	10.1	Reset Pin	29
	10.2	DAC Pins	29
	10.3	Microphone Pins	30
	10.4	TDM and I <sup>2</sup> S Ports Pins	30
	10.5	HBI – SPI Slave Port Pins	
	10.6	Master SPI Port Pins	
	10.7	Oscillator Pins	
	10.8	UART Pins	
	10.9	GPIO Pins	
	10.10	Supply and Ground Pins	
	10.11	No Connect Pins	35
11	Electri	cal Characteristics	36
	11.1	Absolute Maximum Ratings	36
	11.2	Thermal Resistance	36
	11.3	Operating Ranges	36
	11.4	Device Power States	
		11.4.1 Working State	
		11.4.2       Sleep State         11.4.3       Reset State	
		11.4.4 Ultra-Low Power State	
		11.4.5 Current Consumption	
	11.5	DC Specifications	38
	11.6	AC Specifications	
		11.6.1 Microphone Interface	
	44 7	11.6.2 DAC	
	11.7	External Clock Requirements  11.7.1 Crystal Application	
		11.7.2 Clock Oscillator Application	
		11.7.3 PCLKA (Crystal-less) Application	
		11.7.4 AC Specifications - External Clocking Requirements	43
12	Timino	Characteristics	44
	12.1	TDM Interface Timing Parameters	
		12.1.1 GCI and PCM Timing Parameters	44
		12.1.2 I <sup>2</sup> S Timing Parameters	
	12.2	Host Bus Interface Timing Parameters	
		12.2.1 SPI Slave Port Timing Parameters	
	12.3	UART Timing Parameters	
	12.3	Master SPI Timing Parameters	
13	AEC T	uning	53
14	Packa	ge Outline Drawings	55
	14.1	Package Drawings	
	1 T. I	i donago Diamingo	- 00



# **Figures**

Figure 1	ZL38051 Block Diagram	
Figure 2	IP Camera	
Figure 3	ZL38051 AcuEdge Firmware Typical Interfaces	
Figure 4	Single Mono Digital Microphone Interface	. 6
Figure 5	Dual Microphone or Stereo Digital Microphone Interface	
Figure 6	Four Digital Microphone Interfaces	
Figure 7	ECM Circuit	
Figure 8	Audio Output Configurations	
Figure 9	ZL38051 Bias Circuit	
Figure 10	I <sup>2</sup> S Mode	
Figure 11	Left Justified Mode.	
Figure 12	Dual Codec Configuration	
Figure 13	TDM – PCM Slave Functional Timing Diagram (8-bit, xeDX = 0)	
Figure 14	TDM – PCM Slave Functional Timing Diagram (8-bit, xeDX = 1)	
Figure 15	TDM – PCM Master Functional Timing Diagram (8-bit, xeDX = 0)	
Figure 16	TDM – PCM Master Functional Timing Diagram (8-bit, xeDX = 1)	
Figure 17	TDM – GCI Slave Functional Timing Diagram.	
Figure 18	TDM – GCI Master Functional Timing Diagram	
Figure 19	SPI Slave Byte Framing Mode – Write	
Figure 20	SPI Slave Byte Framing Mode – Read	
Figure 21	SPI Slave Word Framing Mode – Write, Multiple Data Words	
Figure 22	SPI Slave Word Framing Mode – Read, Multiple Data Words	
Figure 23	SPI Slave Command Framing Mode – Write	
Figure 24	SPI Slave Command Framing Mode – Read	
Figure 25	Flash Interface Circuit	
Figure 26	External +1.2 V Power Supply Configuration	
Figure 27	Internal +1.2 V Power Supply Configuration	
Figure 28	Ultra-Low Power Operation Circuit	
Figure 29	ZL38051 64-Pin QFN – Top View	
Figure 30	ZL38051 56-Ball WLCSP – Top View	
Figure 31	THD+N Ratio versus Output Power – Driving Low Impedance	
Figure 32	THD+N Ratio versus V <sub>RMS</sub> – Driving High Impedance	
Figure 33	Crystal Application Circuit	
Figure 34	Clock Oscillator Application Circuit	
Figure 35	PCLKA Application Circuit	
Figure 36	Timing Parameter Measurement Digital Voltage Levels	
Figure 37	GCI Timing, 8-bit	
Figure 38	PCM Timing, 8-bit with xeDX = 0 (Transmit on Negative PCLK Edge)	
Figure 39	PCM Timing, 8-bit with xeDX = 1 (Transmit on Positive PCLK Edge)	
Figure 40	Slave I <sup>2</sup> S Timing	
Figure 41	Master I <sup>2</sup> S Timing	
Figure 42	SPI Slave Timing	
Figure 43	I <sup>2</sup> C Timing Parameter Definitions	
Figure 44	UART_RX Timing	
Figure 45	UART_TX Timing	
Figure 46	Master SPI Timing	
Figure 47	AIB System Board Connection	
Figure 48	64-Pin QFN	
Figure 49	Recommended 64-Pin QFN Land Pattern – Top View	
Figure 50	56-Ball WLCSP	
Figure 51	56-Ball WLCSP Staggered Balls Expanded Bottom View	58



# **Tables**

Table 1	Allowable TDM Configurations	10
Table 2	HBI Slave Interface Selection	15
Table 3	Flash Devices Tested with the ZL38051	18
Table 4	Supported Flash Types	19
Table 5	Q1 Component Options	23
Table 6	Bootstrap Modes	25
Table 7	Reset Pin Description	29
Table 8	DAC Pin Description	29
Table 9	Microphone Pin Description	30
Table 10	TDM and I <sup>2</sup> S Ports Pin Descriptions	30
Table 11	HBI – SPI Slave Port Pin Descriptions	32
Table 12	Master SPI Port Pin Descriptions	32
Table 13	Oscillator Pin Descriptions	
Table 14	UART Pin Descriptions	33
Table 15	GPIO Pin Descriptions	
Table 16	Supply and Ground Pin Descriptions	34
Table 17	No Connect Pin Description	35
Table 18	Absolute Maximum Ratings	36
Table 19	Thermal Resistance	36
Table 20	Operating Ranges	36
Table 21	Current Consumption	38
Table 22	DC Specifications	38
Table 23	Microphone Interface	39
Table 24	DAC	39
Table 25	AC Specifications – External Clocking Requirement	43
Table 26	GCI and PCM Timing Parameters	44
Table 27	I <sup>2</sup> S Slave Timing Specifications	47
Table 28	I <sup>2</sup> S Master Timing Specifications	48
Table 29	SPI Slave Port Timing Parameters	
Table 30	I <sup>2</sup> S Slave Timing Specifications	
Table 31	UART Timing Specifications	51
Table 32	Master SPI Timing Specifications	52



# 1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

## 1.1 **Revision 7.0**

The following is a summary of the changes in revision 7 of this document.

- Migration to new document format; no other changes to technical details or content besides those listed here
- Added Min/Max POD dimensions for 64 pin QFN package
- Added Section 3 AcuEdge Firmware, page 4, to provide clarification on operational modes
- · Updated typical power consumption numbers and updated description of operating power states
- Updated 25 MHz SPI bootload duration to < 500 ms
- Added Section 4.2.2 DAC Bias Circuit, page 9
- Removed reference to AAP149B (obsolete) in analog microphone section
- Updated FLASH interface circuit to recommend pull down on clock signal
- Type 3 and Type 4 flash devices are supported, but not recommended; specific devices previously recommended have been removed from Table 3, page 18



# 2 Overview

#### 2.1 Introduction

The Microsemi ZL38051 Audio Processor powered by ZLS38051 *AcuEdge™* Firmware is ideal for providing high definition audio to IP cameras, security cameras, video door bells, and home automation control panels. Although the ZL38051 was specially designed for security applications it can be used for other applications that require enhanced audio pick-up in adverse environments.

The ZL38051 provides two-way Voice Communication using sophisticated audio processing for voice communication. This includes acoustic echo cancellation (AEC), beam forming (BF), noise reduction (NR), howling suppression, and far field microphone processing along with a variety of other voice enhancements to improve both the intelligibility and subjective quality of voice. In addition, the ZL38051 provides Direction of Arrival, which allows the system to locate and track the source of a sound in the environment.


# 2.2 Applications

Applications for the ZL38051 device include any design that requires audio enhancement for audio recording and two-way audio. Typical applications include:

- IP Cameras
- · Security cameras and monitoring systems
- · Video door bells
- · Home automation control panels

The following application block diagram shows the ZL38051 used in an IP camera with two-way voice capability. In this block diagram, the ZL38051 uses a two-microphone array to form a beam directly in front of the camera for capturing audio while reducing off-beam audio sources. Noise reduction is used to remove interfering signals like HVAC noise and other stationary noise sources. The AEC provides full duplex hands-free communication between the person in front of the camera and the far-end user. Finally the DoA feature can be used to locate an audio source and point the camera (PTZ) or de-warp certain areas of interest (within 180° radius in front of the camera).

Figure 2 • IP Camera



# 2.3 Hardware Peripherals

The main peripherals of the ZL38051 device are shown in Figure 1, page i, and a description of each follows.

The ZL38051 device provides the following peripheral interfaces:

- 2 Digital Microphone inputs (supporting up to 4 microphones)
- 2 independent headphone drivers
  - Dual 16-bit digital-to-analog converters (DACs)



- 16 ohms single-ended or differential drive capability
- 32 mW output drive power into 16 ohms
- 2 Time-Division Multiplexing (TDM) buses
  - The ports can be configured for Inter-IC Sound (I<sup>2</sup>S) or Pulse-Code Modulation (PCM) operation
  - PCM operation supports PCM and GCI timing, I<sup>2</sup>S operation supports normal and left justified transmission
  - Each port can be a clock master or a slave
  - Each port supports up to four bi-directional streams when configured in PCM mode or two bidirectional streams when configured for I<sup>2</sup>S mode at data rates from 128 kb/s to 8 Mb/s
  - Sample rate conversions are automatically done when data is sent/received at different rates than is processed internally. Only integer conversions are allowed.
- SPI The device provides two Serial Peripheral Interface (SPI) ports
  - The SPI Slave port is recommended as the main communication port with a host processor. The
    port provides the fastest means to Host Boot and configures the device's firmware and
    configuration record<sup>1</sup>.
  - The Master SPI port is used to load the device's firmware and configuration record from external Flash memory (Auto Boot).
- I<sup>2</sup>C The device provides one Inter-Integrated Circuit (I<sup>2</sup>C) port. (Pins are shared with the SPI Slave port)
  - The I<sup>2</sup>C port can be used as the main communication port with a host processor, and can be used to Host Boot and configure the device's firmware and configuration record.
- UART The device provides one Universal Asynchronous Receiver/Transmitter (UART) port
  - The UART port can be used as a debug tool and is used for tuning purposes.
- GPIO The device provides 14 General Purpose Input/Output (GPIO) ports (full operation with Two-Way Audio firmware, limited operation with Audio Event Detection firmware).
  - GPIO ports can be used for interrupt and event reporting, fixed function control, bootstrap
    options, as well as being used for general purpose I/O for communication and controlling
    external devices.
  - The 56 pin WLCSP package is limited to 11 GPIOs.

# 2.4 Audio Design Considerations

The acoustic design consists of the microphone, speaker, speaker driver and the industrial design of the enclosure. For optimal performance, care must be taken with the device speaker, speaker driver, microphone selection, and the industrial design to insure maximum acoustic isolation and minimize distortion.

Microsemi offers various tools and guides to assist in developing the end system. Consult the *Microsemi AcuEdge™ Firmware Manual* and the *Microphone Speaker and Amplifier Design Note* for more information.

The configuration record is a set of register values that are customizable by the application developer to configure and tune the ZL38051 for a particular design. Refer to the Microsemi AcuEdge™ Firmware Manual for firmware and configuration record information



# 3 AcuEdge Firmware

Firmware-implemented algorithms, configuration options, and performance can vary based on the loaded firmware image. The description here of firmware modes and features represents a summary of the options available at the time of publication, and should not be considered part of the hardware datasheet specification. The *Microsemi AcuEdge™ Firmware Manual* for the appropriate firmware image should be referenced for more detailed information and specification about each of the firmware modes.

Figure 3 depicts many of the typical interfaces available in an *AcuEdge* firmware image. The desired firmware image may be loaded at startup or swapped during runtime via the host processor or via an optional external flash device (see Device Booting and Firmware Swapping, page 25, for more information). Once running, the *AcuEdge* firmware and Cross Point Switch share configuration registers, which may be accessed via the Host Bus Interface. The *MiTuner* GUI Application can be used during development to tune the various registers via the UART debug interface. *MiTuner* can save the complete set of configuration registers to a file, called the Configuration Record. The set and definition of configuration registers is defined by the firmware, and can vary based on the loaded image. The specification of these registers is documented in the *Microsemi AcuEdge*™ *Firmware Manual*.

Timberwolf™ ZL38051 Microsemi DSP Core Digital Cross Cross Digital Mic Microphone Point Point I2S/ Digital Audio Input Interface (PDM) Switch *AcuEdge*™ Firmware Switch TDM-A (2) Sin Sout **Audio Processing** DAC (2) Output Block Rin I2S/ Digital Audio TDM-B Interface 1 Boot RAM Configuration Record RAM **Host Bus** Interface (SPI UART Master SPI or I<sup>2</sup>C) **Optional Boot** Host MiTuner Controller

Figure 3 • ZL38051 AcuEdge Firmware Typical Interfaces

The Microsemi *AcuEdge* Firmware implements various signal processing algorithms, such as AEC, Equalization, Noise Reduction, and Audio Event Detection. These algorithms execute in the Audio Processing Block at either an 8 kHz or 16 kHz sampling rate. The Audio Processing Block has between one and four audio IO (input/output) ports which can be routed to/from the various audio interfaces via the Cross Point Switch. The firmware automatically decimates audio inputs down to the Audio Processing sampling rate (8 or 16 kHz), and interpolates audio outputs up to the rate appropriate for the given output peripheral. Refer to the corresponding Audio Interface-specific documentation in Audio Interfaces, page 6, for details and audio rates for each audio peripheral.

The typical *AcuEdge* firmware depicted in Figure 3 has four audio ports. The Sin and Sout ports are the input and output ports, respectively, for the transmit (or send) path. Similarly, the Rin and Rout ports are the IO ports for the receive path. All of these ports may not be available or appropriate for a given



firmware mode. For example, the Audio Event Detection and Low Power Alarm Detection modes only require a single audio input (typically a microphone) and have no audio outputs. The following section contains details about each firmware mode, and the *Microsemi AcuEdge™ Firmware Manual* should be referenced for the specification.

#### 3.1 Firmware Features

The key features implemented by the ZLS38051 firmware include:

- Acoustic Echo cancellation (AEC) models the room characteristic and cancels echo generated by direct coupling (speaker to microphone) or room reflections
- **Beam Forming (BF)** uses 2 or 3 microphone array to form a steerable beam in from of the array. The beamformer accepts those sources that it determines are in the direction of interest and attenuates those that are deemed to be coming from other directions.
- **Direction of Arrival (DoA)** reports the angle at which an audio signal arrives at the microphones. The Sound Locator can track an audio source with a +/-10 degree accuracy.
- Noise Reduction analyses the spectral density of the background noise. This information is used to remove noise while minimizing signal distortion.
- Howling Suppression prevents signal build-up as a result of positive feedback on the audio paths.
   When howling is detected on either the send or receive paths (or both), ZLS38051 will suppress howling by applying various filters to the Send and Receive paths prevent the signal build-up.
- CLE is a sophisticated audio compressor/limiter/expander with adjustable attack and decay time.
   This feature along with Beamforming and advanced Noise Reduction allows for Far Field Microphone pick-up.
- 8 band parametric equalizers are available on the Rin/Rout path, and the Sin/Sout path. Each path contains eight programmable equalization filters. These equalization filters allow the application developer to adjust and tune the audio signal to meet certain design requirements.

These algorithms and a variety of other audio enhancements are used to improve both the intelligibility and the subjective quality of voice.



# 4 Audio Interfaces

# 4.1 Digital Microphone Interface

The ZL38051 supports up to four digital microphones using the DMIC\_CLK, DMIC\_IN1, and DMIC\_IN2 interface pins.

The ZL38051 digital microphone clock output (DMIC\_CLK) is either 1.024 MHz or 3.072 MHz depending on the selected TDM-A sample rate. Selecting an 8 kHz or 16 kHz TDM-A sample rate corresponds to a 1.024 MHz digital microphone clock and selecting a 48 kHz sample rate corresponds to a 3.072 MHz digital microphone clock. Microphone data is decimated and filtered to operate at the 16 kHz sampling rate of the Audio Processing block. When there is no TDM-A bus to set the sample rate, the ZL38051 will operate from the crystal and will pass digital audio from the microphones operating at a 48 kHz sampling rate.

AEC can be performed on up to three microphones selected to go to the ZL38051 voice processing section. Alternatively, the microphones may be routed to the TDM bus for use by the host or an external codec.

A stereo digital microphone, or two separate mono digital microphones, send two microphone channels on one pin by sending the data for one channel on the rising edge and one channel on the falling edge. The selection as to which clock edge is used to clock in the microphone data (rising/falling) is done via a firmware configuration record register. Various digital microphone interfaces are presented in Figures 4–6.

Figure 4 • Single Mono Digital Microphone Interface




Figure 5 • Dual Microphone or Stereo Digital Microphone Interface

Stereo Digital

Microphone


Left DATA ZL38051

CLK DATA DMIC\_CLK DMIC\_IN1



Figure 6 • Four Digital Microphone Interfaces

**Digital Microphones** 




## 4.1.1 Analog Microphone Use

Electret condenser microphones (ECM) can be used with the digital microphone interface by using a Digital Electret Microphone Pre-Amplifier device as shown in Figure 7. External Codecs can also be used to connect to analog microphones. The external Codecs would interface to the ZL38051 via the TDM buses.

The analog microphone is wired to an optional differential amplifier which can provide filtering and gain and converts the microphone signal to single-ended. The microphone signals are then further amplified and digitized through the Digital Electret Microphone Pre-Amplifiers and applied to the ZL38051 digital microphone input. The ZL38051 provides the clock to activate the Digital Electret Microphone Pre-Amplifier.

Figure 7 • ECM Circuit



When using an analog microphone, operation in the Low Power state is not recommended. For more information, see Device Power States, page 37.

# 4.2 DAC Output

The ZL38051 supports two 16-bit fully differential delta-sigma digital-to-analog converters. The two output DACs independently drive an analog output subsystem. Each subsystem is able to drive two output pins, representing four independent single-ended headphone outputs that can be driven by two independent data streams. The pins can be independently configured. Four analog gains on each headphone output are provided and can be set to: 1x, 0.5x, 0.333x, or 0.25x.



**Note:** Only the positive DAC outputs are available with the 56-ball WLCSP package. The 56-ball WLCSP package provides two independent single-ended headphone outputs that can be driven by two independent data streams.

The headphone amplifiers are self-protecting so that a direct short from the output to ground or a direct short across the terminals does not damage the device.

The ZL38051 provides audible pop suppression which reduces pop noise in the headphone earpiece when the device is powered on/off or when the device channel configurations are changed. This is especially important when driving a headphone single-ended through an external capacitor (see Output Driver Configurations, page 8, configuration C).

The DACs and headphone amplifiers can be powered down if they are not required for a given application. To fully power down the DACs, disable both the positive and negative outputs.

# 4.2.1 Output Driver Configurations

Figure 8, page 9 shows the different possible output driver configurations for the 64-pin QFN package. When using the 56-ball WLCSP package, only the positive single ended outputs DAC1\_P and DAC2\_P are provided.


The two output DACs independently drive positive and negative headphone driver amplifiers. The output pins can be independently configured in the following ways:

- A. Direct differential drive of a speaker as low as 32 ohms. For this configuration an analog gain of 1x is commonly used. (Differentially driving a 16 ohm speaker is possible, but only with the same amount of power as in the single-ended case. The signal level must be reduced to not exceed ½ scale in this case.) This configuration is not available in the 56-ball WLCSP package.
- B. Direct differential drive of a high impedance power amplifier. A Class D amplifier is recommended for this speaker driver. A 1 μF coupling capacitor is generally used with the Class D amplifier. The analog gain setting depends on the gain of the Class D amplifier, analog gain settings of 0.25x or 0.5x are commonly used. This configuration is not available in the 56-ball WLCSP package.
- C. Driving either a high impedance or a capacitively coupled speaker as low as 16 ohms single-ended. For this configuration an analog gain of 1x is commonly used. The coupling capacitor value can vary from 10 µF to 100 µF depending on the type of earpiece used and the frequency response desired.



Figure 8 • Audio Output Configurations

#### ZL38051



# 4.2.2 DAC Bias Circuit


The common mode bias voltage output signal (CREF) must be decoupled through a  $0.1\,\mu\text{F}$  ( $C_{REF1}$ ) and a  $1.0\,\mu\text{F}$  ( $C_{REF2}$ ) ceramic capacitor to VSS.

The positive DAC reference voltage output (CDAC) must be decoupled through a 0.1  $\mu$ F (C<sub>DAC</sub>) ceramic capacitor to VSS as shown in Figure 9.

All capacitors can have a 20% tolerance and should have a minimum voltage rating of 6.3 V.



Figure 9 • ZL38051 Bias Circuit



#### 4.3 TDM Interface

The ZL38051 supports two generic TDM interfaces, TDM-A and TDM-B. Each interface consists of four signals:

- Data clock (PCLK/I<sup>2</sup>S SCK)
- Data rate sync (FS/I<sup>2</sup>S\_WS)
- Serial data input (DR/I<sup>2</sup>S\_SDI)
- Serial data output (DX/I<sup>2</sup>S\_SDO)

The TDM ports can be configured for Inter-IC Sound (I<sup>2</sup>S) or Pulse-Code Modulation (PCM) operation.

Each TDM block is capable of being a master or a slave. Operation of the TDM interfaces are subject to the following limitations.

Table 1 • Allowable TDM Configurations

TDM-A Mode	TDM-B Mode	Supported Sample Rates (kHz) <sup>1</sup>	Requirements / Limitations		
Master Master		8, 16, 48	Both TDM-A and TDM-B must be configured for the same data clock and data sync.		
Master	Slave-Synchronous	<del>_</del>	The TDM-B sync rate must be the same as the		
Slave	lave Master 8, 16, 4		TDM_A sync rate or 48 kHz.		
Slave	Slave-Synchronous <sup>3</sup>	<del>_</del>			

- 1. The Audio Processing block accepts these sample rates but the Audio Processing block always runs at a 16 kHz sampling rate.
- When TDM-A is a slave, then the device can be run without a crystal. However, this mode requires that the PCLKA and FSA signals are always present and PCLKA must be an integer multiple of 2.048 MHz. For crystal-less operation at power-on, PCLKA will be auto-detected with only 8 kHz and 16 kHz frame syncs being allowed.
- 3. This combination requires that both TDM-A clock and TDM-B clock be physically connected to the same source.

While a TDM bus configuration may carry many encoded audio streams, the ZL38051 device Cross Point Switch can only address a maximum of 4 bi-directional audio streams per TDM bus. These four audio streams are referred to as channels #1 through #4, and each of these channels can be independently configured to decode any of the TDM bus's audio streams.

For a given TDM bus, once it is configured for a data sample rate and encoding, all data rates and encoding on that bus will be the same. 16-bit linear data will be sent on consecutive 8-bit timeslots (e.g., if timeslot N is programmed in the timeslot registers, the consecutive timeslot is N+1).

The TDM interface supports bit reversal (LSB first <- -> MSB first) and loopbacks within the TDM interface and from one interface to another.

The generic TDM interface supports the following mode and timing options.



## 4.3.1 I<sup>2</sup>S Mode

In I $^2$ S mode, the 4-wire TDM port conforms to the I $^2$ S protocol and the port pins become I2S\_SCK, I2S\_WS, I2S\_SDI, and I2S\_SDO (refer to Table 10, page 30 for pin definitions). Both TDM buses have I $^2$ S capability.

An I<sup>2</sup>S bus supports two bi-directional data streams with left and right channels, by using the send and receive data pins utilizing the common clock and word signals. The send data is transmitted on the I2S SDO line and the receive data is received on the I2S SDI line.

The I<sup>2</sup>S port can be used to connect external analog-to-digital converters or Codecs. The port can operate in master mode where the ZL38051 is the source of the port clocks, or slave mode where the word select and serial clocks are inputs to the ZL38051.

The word select (I2S\_WS) defines the I<sup>2</sup>S data rate and sets the frame period when data is transmitted for the left and right channels. A frame consists of one left and one right audio channel. The I<sup>2</sup>S ports operate as a slave or a master at sample rates as specified in Table 1, page 10. Per the I<sup>2</sup>S standard, the word select is output using a 50% duty cycle.

The serial clock (I2S\_SCK) rate sets the number of bits per word select frame period and defines the frequency of I2S\_CLK. I<sup>2</sup>S data is input and output at the serial clock rate. Input data bits are received on I2S\_SDI and output data bits are transmitted on I2S\_SDO. Data bits are always MSB first. The number of clock and data bits per frame can be programmed as 8, 16, 32, 64, 96, 128, 192, 256, 384, 512, or 1024. Any input data bits that are received after the LSB are ignored.

The I<sup>2</sup>S port operates in two frame alignment modes (I<sup>2</sup>S and Left justified) which determine the data start in relation to the word select.

Figure 7 illustrates the I<sup>2</sup>S mode, which is left channel first with I2S\_WS (Left/Right Clock signal) low, followed by the right channel with I2S\_WS high. The MSB of the data is clocked out starting on the second falling edge of I2S\_SCK following the I2S\_WS transition and clocked in starting on the second rising edge of I2S\_SCK following the I2S\_WS transition. Figure 10 shows I<sup>2</sup>S operation with 32 bits per frame.

#### Figure 10 • I<sup>2</sup>S Mode





Figure 11 illustrates the left justified mode, which is left channel first associated with I2S\_WS (Left/Right Clock signal) high, followed by the right channel associated with I2S\_WS low. The MSB of the data is clocked out starting on the falling edge of I2S\_SCK associated with the I2S\_WS transition, and clocked in starting on the first rising edge of I2S\_SCK following the I2S\_WS transition.




Figure 11 • Left Justified Mode



Each I<sup>2</sup>S interface can support one dual channel Codec (Figure 12) through the Codec's I<sup>2</sup>S interface. The four 16- bit channel processing capacity of the DSP is spread across the two input channels from the ADCs of Codec(0) and Codec(1), and the two output channels to the DACs of Codec(0) and Codec(1).

Figure 12 • Dual Codec Configuration



Both I<sup>2</sup>S bus modes can support full bi-directional stereo communication. The device supports I<sup>2</sup>S loopback.

See the Microsemi AcuEdge™ Firmware Manual for I<sup>2</sup>S port registers.

#### **4.3.2 PCM Mode**

Each of the PCM channels can be assigned an independent timeslot. The timeslots can be any 8-bit timeslot up to the maximum supported by the PCLK being used.

The PCM ports can be configured for Narrowband G.711 A-law/ $\mu$ -Law or Linear PCM or Wideband G.722 encoding. For a given TDM bus, once it is configured for a data sample rate and encoding, all data rates and encoding on that bus will be the same. 16-bit linear PCM will be sent on consecutive 8-bit timeslots (e.g., if timeslot N is programmed in the timeslot registers, the consecutive timeslot is N+1). The PCM interface can transmit/receive 8-bit compressed or 16-bit linear data with 8 kHz sampling (Narrowband), or 16-bit linear data with 16 kHz sampling (Wideband). Although the firmware allows it, 44.1 and 48 kHz sampling are not commonly used with PCM.

Wideband audio usually means that the TDM bus is operating at a 16 kHz FS, but there are two other operating modes that support wideband audio using an 8 kHz FS:

- G.722 supports wideband audio with an 8 kHz FS. This uses a single 8-bit timeslot on the TDM bus.
- "Half-FS Mode" supports wideband audio with an 8 kHz FS signal. In this mode, 16-bit linear audio is
  received on two timeslot pairs; the first at the specified timeslot (N, N+1) and the second a half-frame
  later. In total, four 8-bit timeslots are used per frame, timeslots (N, N+1) and ((N +



((bits\_per\_frame)/16)), (N + 1 + ((bits\_per\_frame)/16))). The user programs the first timeslot and the second grouping is generated automatically 125/2 µs from the first timeslot.

The PCM voice/data bytes can occupy any of the available timeslots, except for PCM clock rates that have extra clocks in the last timeslot. If there is more than one extra clock in the last timeslot, the timeslot data will be corrupted, do not use the last timeslot for these clock frequencies (e.g., 3.088 MHz etc.).

The PCM block can be configured as a master or a slave and is compatible with the Texas Instruments Inc. McBSP mode timing format.

Figure 13 and Figure 14 illustrate the PCM format with slave timing, FS and PCLK are provided by the host. Slave mode accommodates frame sync pulses with various widths (see GCI and PCM Timing Parameters, page 44).

Figure 13 • TDM – PCM Slave Functional Timing Diagram (8-bit, xeDX = 0)




Figure 14 • TDM - PCM Slave Functional Timing Diagram (8-bit, xeDX = 1)




Figure 15 and Figure 16 illustrate the PCM format with master timing, FS and PCLK are provided by the ZL38051. Master mode outputs a frame sync pulse equal to one PCLK cycle.

Diagrams for PCM transmit on negative edge (xeDX = 0) and PCM transmit on positive edge (xeDX = 1) are shown for both slave and master timing.

Figure 15 • TDM – PCM Master Functional Timing Diagram (8-bit, xeDX = 0)







Figure 16 • TDM – PCM Master Functional Timing Diagram (8-bit, xeDX = 1)



#### **4.3.3 GCI Mode**

The GCI voice/data bytes can occupy any of the available timeslots. The GCI block can be configured as a master or a slave and supports a clock that has the same frequency as the data rate.

Note: Traditional GCI Monitor, Signaling, and Control channel bytes and double data rate are not supported.

Figure 17 illustrates the GCI format with slave timing, FS and PCLK are provided by the host. Slave mode accommodates frame sync pulses with various widths (see GCI and PCM Timing Parameters, page 44).

Figure 18 illustrates the GCI format with master timing, FS and PCLK are provided by the ZL38051. Master mode outputs a frame sync pulse equal to one PCLK cycle.

For both, first data bits are aligned with the rising edge of the frame sync pulse.

Figure 17 • TDM – GCI Slave Functional Timing Diagram





Figure 18 • TDM – GCI Master Functional Timing Diagram





# 5 Control Interfaces

#### 5.1 Host Bus Interface

The host bus interface (HBI) is the main communication port from a host processor to the ZL38051. It can be configured to be either a SPI Slave or an I<sup>2</sup>C Slave port, either of which can be used to program or query the device.

The ZL38051 allows for automatic configuration between SPI and  $I^2C$  operation. For the HBI port, if the HCLK toggles for two cycles, the HBI will default to the SPI Slave, otherwise it will remain configured as  $I^2C$  (see Table 2, page 15). The HBI comes up listening in both SPI and  $I^2C$  modes, but with  $I^2C$  inputs selected. If HCLK is present, it switches the data selection before the first byte is complete so that no bits are lost. Once the port is determined to be SPI, a hardware reset is needed to change back to  $I^2C$ .

This port can read and write all of the memory and registers on the ZL38051. The port can also be used to boot the device, refer to Device Booting and Firmware Swapping, page 25.

Table 2 • HBI Slave Interface Selection

Description	Condition	Operating Mode	Notes
HBI Slave interface	HCLK toggling	Host SPI bus	
selection.	HDIN tied to VSS	Host I <sup>2</sup> C bus. Slave address 45h (7-bit).	1
	HDIN tied to DVDD33	Host I <sup>2</sup> C bus. Slave address 52h (7-bit).	-

By default, the HBI comes up as an I<sup>2</sup>C interface. Toggling the HCLK pin will cause the host interface to switch
to a SPI interface. If an I<sup>2</sup>C interface is desired, HCLK needs to be tied to ground.

#### 5.1.1 SPI Slave


The physical layer is a 4-wire SPI interface. Chip select and clock are both inputs.

The SPI Slave port can support byte, word, or command framing. Write and read diagrams for these framing modes are shown in Figures 19-24. The SPI Slave chip select polarity, clock polarity, and sampling phase are fixed.


The ZL38051 command protocol is half duplex, allowing the serial in and serial out to be shorted together for a 3- wire connection. The chip select is active low. The data is output on the falling edge of the clock and sampled on the rising edge of the clock.

The SPI Slave supports access rates up to 25 MHz. The outbound interrupt is always active low.

Figure 19 • SPI Slave Byte Framing Mode - Write










#### Figure 24 • SPI Slave Command Framing Mode - Read



# 5.1.2 I<sup>2</sup>C Slave

The  $I^2C$  bus is similar to the Philips Semiconductor (NXP) 1998 Version 2.0,  $I^2C$  standard. The ZL38051  $I^2C$  bus supports 7-bit addressing and transfer rates up to 400 kHz. External pull-up resistors are required on the  $I^2C$  serial clock input (HCS) and the  $I^2C$  serial data input/output (HDOUT) when operating in this mode (note, the  $I^2C$  slave pins are 3.3 V pins and are not 5 V tolerant).

The selection of the  $I^2C$  slave address is performed at bootup by the strapping of the HDIN and HCLK pins, see Table 2, page 15.

# 5.1.3 Host Interrupt Pin

An internal host interrupt controller controls the active low interrupt pin which is part of the host bus interface. Associated with the interrupt controller is an event queue which reports status information about which event caused the interrupts.

Upon sensing the interrupt, the host can read the event queue to determine which event caused the interrupt. Specific events are enabled by the host processor, and are typically not used with a standalone (controllerless) design.

Refer to Events in the *Microsemi AcuEdge™ Firmware Manual* for Event ID Enumerations.

## **5.2 UART**

The ZL38051 device incorporates a two-wire UART (Universal Asynchronous Receiver Transmitter) interface with a fixed 115.2 K baud transfer rate, 8 data bits, 1 stop and no parity. TX and RX pins allow bi-directional communication with a host PC. The UART pins must be made accessible on the PCB for debug and tuning purposes.

# 5.3 Master SPI

Like the HBI SPI Slave, the physical layer of the Master SPI is a 4-wire SPI interface supporting half duplex communication. It supports only one chip select which is multiplexed with GPIO 9.

The Master SPI is only used by the built-in boot ROM to bootload from an external serial Flash. The ZL38051 can automatically read the Flash data (program code and configuration record) through this interface upon the release of reset (Auto Boot), depending on the value of the bootstrap options.

**Note:** An alternative to Auto Boot is to perform a Host Boot through the HBI port. Refer to Device Booting and Firmware Swapping, page 25.


#### 5.3.1 Flash Interface

After power-up the ZL38051 will run its resident boot code, which establishes the initial setup of the Master SPI port and then downloads the firmware from external Flash memory when configured for auto boot mode. This Flash firmware establishes the resident application and sets the configuration of all the ZL38051 ports.

Figure 25 illustrates the connection of Flash memory to the ZL38051 Master SPI port. Figure 25 and the ZLE38000 demonstration hardware uses the Macronix™ MX25L4006E 4 Mbit CMOS Serial Flash device.



Figure 25 • Flash Interface Circuit



#### 5.3.1.1 Flash Selection

The ZL38051 Boot ROM is designed to work with a wide variety of Flash devices. There are numerous Flash devices that the ZL38051 Boot ROM can recognize and program without host intervention other than a command to initialize the Flash. Other unrecognized devices may be utilized if they conform to certain characteristics of known devices and the host informs the ZL38051 Boot ROM of their type and size.

The ZL38051 identifies Flash devices (with a single binary image) with the ZL38051 boot ROM autosensing the Flash type. The ZL38051 complies with *JEDEC Manufacturer and Device ID Read Methodology for SPI Compatible Serial Interface Memory Devices*. The ZL38051 is compatible with the *Serial Flash Discoverable Parameters JEDEC* standard JESD216B and the *Common Flash Interface* JESD68.01 JEDEC standard. The ZL38051 can identify devices by their JEDEC standard JEP106-K *Standard Manufacturer's Identification Code*.

Select a Flash size that is adequate to store all the firmware images required of the application. The image sizes can be obtained from the specific firmware releases.

A list of Flash devices that are identifiable by the ZL38051 Boot ROM are shown in Table 3. The size of these devices are all 2 Mbit or 4 Mbit, the Boot ROM will also recognize the size of 8 Mbit parts that are Type 1 or Type 2 devices (as defined in Table 4).

Table 3 • Flash Devices Tested with the ZL38051

Manufacturer	Part Number	Description
Macronix™	MX25V4006EM1I-13G	4 Mbit Flash.
Winbond™	W25X40CLSNIG-ND	4 Mbit Flash.
	W25X20CLSNIG-ND	2 Mbit Flash.
Micron®	M25P20-VMN6PB	Large 512 Kbit sectors limit the usefulness of this device. Holds only 1 application image.
	M25P40-VMN6PB	4 Mbit Flash. Large 512 Kbit sectors limit the usefulness of this device. Holds only 2 or 3 application images.
Spansion™	S25FL204K0TMF1010	4 Mbit Flash.
AMIC Technology A25L020O-F		2 Mbit Flash.



Flash devices whose JEDEC ID or size (usually a size of 16 Mbit or larger) that are not recognized by the ZL38051 Boot ROM can be made to work if they fit the characteristics of one of the four Flash types listed in Table 4. By writing the type (1, 2, 3, or 4) to ZL38051 address 0x118 and the number of sectors to ZL38051 address 0x116 prior to initializing the Flash device, the Boot ROM will treat it as a known device of known size even though the manufacturer ID or size field are not recognized.

Table 4 • Supported Flash Types

Characteristic	Type 1	Type 2	Type 3 <sup>1</sup>	Type 4 <sup>1</sup>
Sector Size	512 Kbit (64 KB)	32 Kbit (4 KB)	32 Kbit (4 KB)	16 Kbit (2 KB)
Read Status Reg Cmd	0x05	0x05	0x05	0xD7
Status Reg	Busy bit = 0x01	Busy bit = 0x01	Busy bit = 0x01	Done bit = 0x80
Data Read Cmd	0x03	0x03	0x03	0x03
Write Enable Cmd	0x06	0x06	0x06	N/A
Page Write Cmd	0x02	0x02	N/A Uses AAI to program word or byte. Uses Write Disable command to terminate AAI.	N/A Uses write from buffer command.
4-Byte Bulk Erase Cmd	N/A	N/A	N/A	0xC794809A
Examples	Micron® M25P20-VMN6PB M25P40-VMN6PB	Winbond™ W25X40CLSNIG-ND W25X20CLSNIG-ND Macronix™ MX25V4006EM1I-13G AMIC Technology A25L020O-F Spansion™ S25FL204K0TMF1010 Atmel® AT25DF041A		

<sup>1.</sup> While Type 3 and Type 4 flash devices are supported, they are not recommended due to the time and complexity required to program these devices.

#### **5.4 GPIO**

The ZL38051 64-pin QFN package has 14 GPIO (General Purpose Input/Output) pins; the ZL38051 56-ball WLCSP package has 11 GPIO pins.

The GPIO pins can be individually configured as either inputs or outputs, and have associated maskable interrupts reported to the host processor through the interrupt controller and event queue. The GPIO pins are intended for low frequency signaling.

When a GPIO pin is defined as an input, the state of that pin is sampled and latched into the GPIO Read Register. A transition on a GPIO input can cause an interrupt and event to be passed to the host processor.

Certain GPIO pins have special predefined functions associated with the pin. Individual GPIO pins may also be defined as status outputs with associated enable/disable control. See Fixed Function I/O in the  $Microsemi\ AcuEdge^{TM}\ Firmware\ Manual$ .

Immediately after any power-on or hardware reset the GPIO pins are defined as inputs and their state is captured in the GPIO Configuration Register. The state of this register is used to determine which options are selected for the device. The GPIO pin status is then redefined as specified in the configuration record that is loaded from the Flash or host.



In addition to the predefined fixed functions and the general functionality of the GPIO pins, the GPIO pins also support the bootstrap functions listed in Table 6, page 25.



# 6 Reset

The device has a hardware reset pin (RESET) that places the entire device into a known low power state. The device will perform either a digital or an analog reset depending on the duration of the reset pulse.

- Digital reset When the reset pin is brought low for a duration of between 100 ns and 1 μs, a digital reset occurs and all device states and registers are reset by this pin.
- Analog reset When the reset pin is brought low for a duration greater than 10 μs, both a digital and an analog reset will occur. The analog reset will deactivate the internally generated +1.2 V by shutting off the external FET and the internal PLL. Raising the reset pin high will immediately turn back on these supplies (requiring a corresponding PLL startup time, ~3 ms).

For both digital and analog reset cases when reset is released, the device will go though its boot process and the firmware will be reloaded. If the reset had been an analog reset, then the boot process will take longer waiting for the system clocks to power back on.

GPIO sensing will occur with either type of reset.

A 10 K $\Omega$  pull-up resistor is required on the RESET pin to DVDD33 if this pin is not continuously driven.



# 7 Power Supply

# 7.1 Power Supply Sequencing/Power up

No special power supply sequencing is required. The +3.3 V or +1.2 V power rails can be applied in either order.

Upon power-up, the ZL38051 begins to boot and senses the external resistors on the GPIO to determine the bootstrap settings. After 3 ms, the boot process begins and the ZL38051 takes less than 1 second to become fully operational (for Auto Boot from Flash, including the time it takes to load the firmware).

In order to properly boot, the clocks (and power supplies) to the device must be stable. This requires either the 12.000 MHz crystal or clock oscillator to be active and stable before the ZL38051's reset is released.

## 7.1.1 Power Supply Considerations

The ZL38051 requires +1.2 V to power its core DSP power supply (DVDD12). To achieve optimum noise and power performance, supply DVDD12 from an external source. Use an LDO regulator like the Microsemi LX8213 to achieve low noise and low overall power consumption. The ZL38051 is designed to minimize power in its active states when DVDD12 is supplied externally.

To further reduce power, the internal PLL can be shut-down as described in Ultra-Low Power State, page 24.

#### 7.1.1.1 External +1.2 V Power

Figure 26, page 23 shows DVDD12 powered from an external supply. A Microsemi LX8213 300 mA Low Noise CMOS LDO Regulator is shown.

External supply use is selected when the EXT\_SEL pin is tied to +3.3 V. The EXT\_SEL pin can be pulled high or simply hard-wired to DVDD33.

VDD12\_CTRL is a CMOS output which can be used to control the shutdown of the external supply. VDD12\_CTRL will provide a steady +3.3 V output (with up to 4 mA of source current) for the external supply to be enabled and 0 V for the supply to be disabled.


For power savings when the ZL38051 does not need to be operational, the external voltage regulator can be turned off by pulling the  $\overline{RESET}$  pin low for longer than 10  $\mu$ S (Reset mode). This action will force the VDD12\_CTRL pin low, shutting off the external LDO and allowing the +1.2 V supply to collapse to 0 V.

If shutdown of the external +1.2 V supply is not desired, simply leave the VDD12\_CTRL output pin floating.



Figure 26 • External +1.2 V Power Supply Configuration

#### ZL38051



#### 7.1.1.2 Internal +1.2 V Power

**Note:** The internal +1.2 V power option is only available with the 64-pin QFN package. The VDD12\_CTRL pin is not available on the 56-ball WLCSP package.

Alternatively, the ZL38051 has a built-in voltage regulator that can be used as the DVDD12 source. The internal voltage regulator requires an external N-channel FET device and a parallel 470 ohm resistor. Figure 27, page 24 shows DVDD12 powered from the internal supply. Power dissipation is higher with internal regulator use due to the internal control circuitry and functional blocks being active.

Internal supply use is selected when the EXT\_SEL pin is tied to VSS. With the built-in voltage regulator enabled, VDD12\_CTRL will drive Q1 and generate +1.2 V at DVDD12. The parallel 470 ohm resistor is required to ensure supply start-up. Q1 can be any of the high power FETs shown in Table 5, page 23, or an equivalent.

Table 5 • Q1 Component Options


Manufacturer	Part Number
Vishay®	Si1422DH
International Rectifier	IRLMS2002
Diodes Inc.®	ZXMN2B03E6

For power savings when the  $\underline{ZL38051}$  does not need to be operational, the internal voltage regulator can be turned off by pulling the  $\overline{RESET}$  pin low for longer than 10  $\mu$ S (Reset mode). This action will force the VDD12 CTRL pin low, shutting off the FET and allowing the +1.2 V supply to collapse to 0 V.



Figure 27 • Internal +1.2 V Power Supply Configuration

#### ZL38051



#### 7.1.1.3 Ultra-Low Power State


**Note:** Ultra-Low power state is only available with the 64-pin QFN package. The DVDD33\_XTAL pin is not available on the 56-ball WLCSP package.

The ZL38051 can be placed into an Ultra-Low power state by turning off the crystal oscillator's internal voltage regulator. The circuit required to perform this is shown in Figure 28, page 24.

The external circuit that drives the ZL38051 RESET pin can also be used to power the DVDD33\_XTAL pin. The reset drive circuit (gate) needs to provide at least 10 mA of source current when reset is high. The series 100 ohm resistor provides a time delay to keep crystal power from reacting to short reset pulses. When the reset line goes low for longer than 10 µS, the crystal oscillator's internal regulator will turn off and the ZL38051 will draw Ultra-Low power as specified in Device Power States, page 37.

Figure 28 • Ultra-Low Power Operation Circuit

#### ZL38051





# 8 Device Booting and Firmware Swapping

#### 8.1 Bootloader

The ZL38051 device contains a built-in bootloader that gets executed after a hardware reset, when power is initially applied to the part, and during the firmware Swap process. The bootloader performs the following actions:

- Reads the GPIO bootstrap information and stores it in the Boot Sense registers
- Determinant on the bootstrap setting, it loads external serial Flash device contents (firmware and configuration record) into Program RAM (Auto Boot), or waits for the host to load Program RAM (Host Boot and Firmware Swap)
- If Auto Boot is selected, the bootloader then programs the ZL38051 configuration registers to their proper default values, and jumps to Program RAM to execute the firmware

# 8.2 Bootstrap Modes

Table 6 lists the different boot options that can be selected by using an external resistor. GPIOs have internal pull-down resistors, thereby defaulting to a 0 setting. A resistor to DVDD33 is required to select a 1 option. An external pull-up resistor must have a value of  $3.3\,\mathrm{K}\Omega$ . A GPIO with a bootstrap pull-up can be used for other functionality following the power-up boot sense process.

Table 6 • Bootstrap Modes

GPIO_2	GPIO_1	GPIO_0	Operating Mode	Description	Notes
X	0	0	12.000 MHz Crystal or Clock Oscillator (default)	Clock source selection	
X	0	1	TDM FSA source is 8 kHz		1
X	1	0	TDM FSA source is 16 kHz		2
X	1	1	Reserved	<del></del>	
0	Х	Х	Host Boot (default) Boot source selection		
1	Х	Х	Auto Boot from external Flash		3

X = Don't Care.

- 1. Apply a 3.3 KΩ resistor from GPIO 0 to DVDD33.
- Apply a 3.3 KΩ resistor from GPIO 1 to DVDD33.
- 3. Apply a  $3.3 \,\mathrm{K}\Omega$  resistor from GPIO\_2 to DVDD33. Note, when external Flash is selected, GPIO\_9 = SM\_CS

## 8.3 Loadable Device Code

In order for the ZL38051 to operate, it must be loaded with code that resides externally. This code can either be Auto Booted from an external Flash memory through the Master SPI, or can be loaded into the ZL38051 by the host processor through the HBI port. An external resistor pull-up or an internal resistor pull-down determines which boot mode will be used (see Table 6).

The external code consists of two logical segments, the firmware code itself and the configuration record. The firmware is a binary image which contains all of the executable code allowing the ZL38051 to perform voice processing and establishes the user command set. The configuration record contains settings for all of the user registers and defines the power-up operation of the device.

The configuration record is set up so that the registers are initialized to their desired values for normal operation.

A GUI development tool (*MiTuner*<sup>™</sup> ZLS38508) is provided to create and modify a configuration record and create a bootable Flash image which can then be duplicated for production of the end product. This tool requires access to the UART and to the I<sup>2</sup>S port for tuning (refer to AEC Tuning, page 53).



## 8.3.1 Boot Speed

When performing an Auto Boot from a Flash device, the boot sequence lasts <1 second (for a typical firmware image and configuration record of size 400 kB, and a SPI clock speed of around 3.2 MHz or higher).

When performing a Host Boot through the HBI SPI/I $^2$ C Slave port, the boot time will vary depending on the host's communications speed. SPI can run up to a speed of 25 MHz and has less overhead, allowing it to perform a boot download ~<500 ms; I $^2$ C is limited to a speed of 400 kHz, making a boot download last ~>5 seconds. If boot speed is important, use the HBI SPI Slave port (or Flash) for booting rather than the I $^2$ C Slave port.

# 8.4 Bootup Procedure

Valid clocks (crystal or clock oscillator) must be present before the ZL38051 device can exit its reset state. After the reset line is released, the ZL38051's internal voltage regulator will be enabled (if the EXT\_SEL pin is strapped low). Once the +1.2 V supply is established, the PLL will be also be enabled. Based on the GPIO bootstrap options, the ZL38051 will select the system parameters and the PLL will lock to the crystal or clock oscillator 12.000 MHz operating frequency. An event will be placed in the event queue and the interrupt pin (HINT) will be pulled low to signal the host when it's OK to load boot code.

Next, if the GPIO strapping pins indicate that the ZL38051 will Auto Boot, it will begin reading data from the external Flash. Refer to the *Microsemi AcuEdge™ Firmware Manual* for a listing of the complete Boot Sequence.

If the GPIO strapping pins indicate that the ZL38051 will Host Boot, the SPI or I<sup>2</sup>C port that initiates the loading process becomes the boot master. The ZL38051 allows for automatic configuration between SPI and I<sup>2</sup>C operation. For the HBI port, if the HCLK toggles for two cycles, the HBI will default to the SPI Slave, otherwise it will remain configured as I<sup>2</sup>C.



#### **Device Pinouts** 9

#### 9.1 64-Pin QFN

Figure 29 • ZL38051 64-Pin QFN - Top View PCLKB/12S SCKB GPIO 9/SM CS DXB/I2S\_SDOB DRB/12S\_SDIB FSB/I2S\_WSB **DVDD33 JVDD12** 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 SM CLK 48 GPIO\_13 SM MISO 2 47 GPIO\_12 SM MOSI 3 DVDD33 46 DVDD12 GPIO\_11 4 45 DVDD33 GPIO\_10 5 44 DAC1\_M 6 43 GPIO<sub>8</sub> DAC1\_P 42 DVDD12 DAC2 P GPIO<sub>7</sub> 8 41 **Exposed Ground Pad** DAC2 M 9 40 GPIO<sub>6</sub> AVDD33 GPIO<sub>5</sub> 10 39 AVDD33 11 38 GPIO 4 **CDAC** GPIO<sub>3</sub> 12 37 **CREF** 13 36 GPIO\_2 DVDD12 35 DVDD33 14 RESET 15 34 GPIO\_1 VDD12\_CTRL 16 33 GPIO\_0 27 28 29 18 19 20 21 22 23 24 25 26 30 31 32 17 2 8 200 DRA/I2S\_SDIA DXA/I2S\_SDOA DMIC\_CLK DMIC\_IN2 **DVDD33** DVDD12 PCLKA/12S\_SCKA FSA/I2S\_WSA  $\overline{\times}$ **DVDD33 XTAL** DMIC\_IN1



# 9.2 **56-Ball WLCSP**

Figure 30 • ZL38051 56-Ball WLCSP - Top View

HCLK	HDIN (A2)	HDOUT G	PIO_9/SM_CS	SM_CLK	SM_MISO	SM_MOSI
HCS (B1)	UART_RX DVD	DD33 VSS			_	_
HINT (C1)	UART_TX	GPIO_11 PCI	LKB/I2S_SCKB	DRB/I2S_SDIB	DXB/I2S_SD(	OB DAC1_P
DVDD12	VSS GPI	$\overline{}$	$\overline{}$	$\overline{}$	_	_
PCLKA/I2S_S	SCKA GPIO_7	GPIO_10	GPIO_1	GPIO_6	VSS E6	AVDD33
FSA/I2S_WSA	GPIO_3 GPI	O_2 GPIC	$\bar{}$			_
DRA/I2S_S	GZ GZ	DVDD33	NC G4	DVDD12	DVDD12	CREF G7
DXA/I2S_SDOA [	DMIC_IN2 DMIC	C_IN1 NO		$\overline{}$		(1 17)



# 10 Pin Descriptions

# 10.1 Reset Pin

Table 7 • Reset Pin Description

QFN	WLCSP			
Pin#	Ball	Name	Type	Description
15	D6	outputs will be in a		<b>Reset.</b> When low the device is in its reset state and all tristate outputs will be in a high impedance state. This input must be high for normal device operation.
				A 10 K $\Omega$ pull-up resistor is required on this pin to DVDD33 if this pin is not continuously driven.
				Refer to Reset, page 21 for an explanation of the various reset states and their timing.

# 10.2 DAC Pins

Table 8 • DAC Pin Description

QFN Pin#	WLCSP Ball	Name	Туре	Description
6	-	DAC1_M	Output	DAC 1 Minus Output. This is the negative output signal of the differential amplifier of DAC 1. Pin functionality is firmware dependent.  Not available on the WLCSP package.
7	C7	DAC1_P	Output	<b>DAC 1 Plus Output.</b> This is the positive output signal of the differential amplifier of DAC 1. Pin functionality is firmware dependent.
9	_	DAC2_M	Output	DAC 2 Minus Output. This is the negative output signal of the differential amplifier of DAC 2. Pin functionality is firmware dependent.  Not available on the WLCSP package.
8	D7	DAC2_P	Output	<b>DAC 2 Plus Output.</b> This is the positive output signal of the differential amplifier of DAC 2. Pin functionality is firmware dependent.
12	F7	CDAC	Output	<b>DAC Reference.</b> This pin may require capacitive decoupling. Refer to DAC Output, page 7.
13	G7	CREF	Output	Common Mode Reference. This pin requires capacitive decoupling. Refer to DAC Output, page 7.



# 10.3 Microphone Pins

Table 9 • Microphone Pin Description

QFN	WLCSP			
Pin#	Ball	Name	Type	Description
18	H6	DMIC_CLK	Output	Digital Microphone Clock Output. Clock output for digital microphones and digital electret microphone pre-amplifier devices.
19	H3	DMIC_IN1	Input	<b>Digital Microphone Input 1.</b> Stereo or mono digital microphone input.  Tie to VSS if unused.
20	H2	DMIC_IN2	Input	<b>Digital Microphone Input 2.</b> Stereo or mono digital microphone input.  Tie to VSS if unused.

# 10.4 TDM and I<sup>2</sup>S Ports Pins

The firmware supports two TDM interfaces, TDM-A and TDM-B. Each TDM block is capable of being a master or a slave. The ports can be configured for Pulse-Code Modulation (PCM) or Inter-IC Sound ( $I^2S$ ) operation. The ports conform to PCM, GCI, and  $I^2S$  timing protocols.

Table 10 • TDM and I<sup>2</sup>S Ports Pin Descriptions

QFN Pin#	WLCSP Ball	Name	Туре	Description
29	E1	PCLKA/ I2S_SCKA	Input/ Output	<b>PCM Port A Clock (Input/Tristate Output).</b> PCLKA is equal to the bit rate of signals DRA/DXA. In TDM master mode this clock is an output and in TDM slave mode this clock is an input.
				I <sup>2</sup> S Port A Serial Clock (Input/Tristate Output). This is the I <sup>2</sup> S port A bit clock. In I <sup>2</sup> S master mode this clock is an output and drives the bit clock input of the external slave device's peripheral converters. In I <sup>2</sup> S slave mode this clock is an input and is driven from a converter operating in master mode.
				After power-up, this signal defaults to be an input in I <sup>2</sup> S slave mode.
				<ul> <li>A 100 KΩ pull-down resistor is required on this pin to VSS. If this pin is unused, tie the pin to VSS.</li> <li>When driving PCLKA/I2S_SCKA from a host, one of the following conditions must be satisfied: <ol> <li>Host drives PCLKA low during reset, or</li> <li>Host tri-states PCLKA during reset (the 100 KW resistor will keep PCLKA low), or</li> <li>Host drives PCLKA at its normal frequency</li> </ol> </li> </ul>



Table 10 • TDM and I<sup>2</sup>S Ports Pin Descriptions (continued)

QFN Pin #	WLCSP Ball	Name	Туре	Description
30	F1	FSA/ I2S_WSA	Input/ Output	<b>CM Port A Frame Sync (Input/Tristate Output).</b> This is the TDM frame alignment reference. This signal is an input for applications where the PCM bus is frame aligned to an external frame signal (slave mode). In master mode this signal is a frame pulse output.
				I <sup>2</sup> S Port A Word Select (Left/Right) (Input/Tristate Output). This is the I <sup>2</sup> S port A left or right word select. In I <sup>2</sup> S master mode word select is an output which drives the left/right input of the external slave device's peripheral converters. In I <sup>2</sup> S slave mode this pin is an input which is driven from a converter operating in master mode.
				After power-up, this signal defaults to be an input in I <sup>2</sup> S slave mode.
				Tie this pin to VSS if unused.
31	G1	DRA/ I2S_SDIA	Input	PCM Port A Serial Data Stream Input. This serial data stream operates at PCLK data rates.
				I <sup>2</sup> S Port A Serial Data Input. This is the I <sup>2</sup> S port serial data input. <i>Tie this pin to VSS if unused.</i>
32	H1	DXA/ I2S_SDOA	Output	PCM Port A Serial Data Stream Output. This serial data stream operates at PCLK data rates.
				I <sup>2</sup> S Port A Serial Data Output. This is the I <sup>2</sup> S port serial data output.
60	C4	PCLKB/ I2S_SCKB	Input/ Output	<b>PCM Port B Clock (Input/Tristate Output).</b> PCLKB is equal to the bit rate of signals DRB/DXB. In TDM master mode this clock is an output and in TDM slave mode this clock is an input.
				I <sup>2</sup> S Port B Serial Clock (Input/Tristate Output). This is the I <sup>2</sup> S port B bit clock. In I <sup>2</sup> S master mode this clock is an output and drives the bit clock input of the external slave device's peripheral converters. In I <sup>2</sup> S slave mode this clock is an input and is driven from a converter operating in master mode.
				After power-up, this signal is an input in I <sup>2</sup> S slave mode.
				Tie this pin to VSS if unused.
61	D5	FSB/ I2S_WSB	Input/ Output	PCM Port B Frame Sync (Input/Tristate Output). This is the TDM frame alignment reference. This signal is an input for applications where the PCM bus is frame aligned to an external frame signal (slave mode). In master mode this signal is a frame pulse output.
				I <sup>2</sup> S Port B Word Select (Left/Right) (Input/Tristate Output). This is the I <sup>2</sup> S port B left or right word select. In I <sup>2</sup> S master mode word select is an output which drives the left/right input of the external slave device's peripheral converters. In I <sup>2</sup> S slave mode this pin is an input which is driven from a converter operating in master mode.
				After power-up, this signal defaults to be an input in ${\rm I}^2{\rm S}$ slave mode.
				Tie this pin to VSS if unused.
62	C5	DRB/ I2S_SDIB	Input	PCM Port B Serial Data Stream Input. This serial data stream operates at PCLK data rates.
				I <sup>2</sup> S Port B Serial Data Input. This is the I <sup>2</sup> S port serial data input. <i>Tie this pin to VSS if unused.</i>



Table 10 • TDM and I<sup>2</sup>S Ports Pin Descriptions (continued)

QFN Pin#	WLCSP Ball	Name	Type	Description
63	C6	DXB/ I2S_SDOB	Output	PCM Port B Serial Data Stream Output. This serial data stream operates at PCLK data rates.
				I <sup>2</sup> S Port B Serial Data Output. This is the I <sup>2</sup> S port serial data output.

## 10.5 HBI - SPI Slave Port Pins

This port functions as a peripheral interface for an external controller, and supports access to the internal registers and memory of the device.

Table 11 • HBI - SPI Slave Port Pin Descriptions

QFN	WLCSP			
Pin#	Ball	Name	Type	Description
52	A1	HCLK	Input	HBI SPI Slave Port Clock Input. Clock input for the SPI Slave port. Maximum frequency = 25 MHz.  This input should be tied to VSS in I <sup>2</sup> C mode, refer to Table 2, page 15.  Tie this pin to VSS if unused.
53	B1	HCS	Input	<b>HBI SPI Slave Chip Select Input.</b> This active low chip select signal activates the SPI Slave port.
				<b>HBI I<sup>2</sup>C Serial Clock Input.</b> This pin functions as the I2C_SCLK input in I <sup>2</sup> C mode. A pull-up resistor is required on this node for I <sup>2</sup> C operation.
				Tie this pin to VSS if unused.
55	A2	HDIN	Input	<b>HBI SPI Slave Port Data Input.</b> Data input signal for the SPI Slave port.
				This input selects the slave address in I <sup>2</sup> C mode, refer to Table 2, page 15.  Tie this pin to VSS if unused.
56	A3	HDOUT	Input/ Output	HBI SPI Slave Port Data Output (Tristate Output). Data output signal for the SPI Slave port.
				<b>HBI</b> $I^2$ <b>C</b> Serial Data (Input/Output). This pin functions as the I2C_SDA I/O in $I^2$ C mode. A pull-up resistor is required on this node for $I^2$ C operation.
57	C1	HINT	Output	<b>HBI Interrupt Output.</b> This output can be configured as either CMOS or open drain by the host.

## 10.6 Master SPI Port Pins

This port functions as the interface to an external Flash device used to optionally Auto Boot and load the device's firmware and configuration record from external Flash memory

Table 12 • Master SPI Port Pin Descriptions

QFN Pin #	WLCSP Ball	Name	Туре	Description
1	A5	SM_CLK	Output	Master SPI Port Clock (Tristate Output). Clock output for the Master SPI port. Maximum frequency = 8 MHz.



Table 12 • Master SPI Port Pin Descriptions (continued)

QFN	WLCSP			
Pin#	Ball	Name	Type	Description
2	A6	SM_MISO	Input	<b>Master SPI Port Data Input.</b> Data input signal for the Master SPI port.
3	A7	SM_MOSI	Output	<b>Master SPI Port Data Output (Tristate Output).</b> Data output signal for the Master SPI port.
64	A4	GPIO_9/ SM_CS	Input/ Output	Master SPI Port Chip Select (Input Internal Pull-Up/Tristate Output). Chip select output for the Master SPI port.
				Shared with GPIO_9, see Table 15, page 34.

# 10.7 Oscillator Pins

These pins are connected to a 12.000 MHz crystal or clock oscillator which drives the device's internal PLL.

Table 13 • Oscillator Pin Descriptions

QFN Pin#	WLCSP Ball	Name	Туре	Description
22	H7	XI	Input	Crystal Oscillator Input. Refer to External Clock Requirements, page 41.
23	F5	XO	Output	Crystal Oscillator Output. Refer to External Clock Requirements, page 41.

#### 10.8 UART Pins

The ZL38051 device incorporates a two-wire UART (Universal Asynchronous Receiver Transmitter) interface with a fixed 115.2 K baud transfer rate, 8 data bits, 1 stop and no parity. The UART port can be used as a debug tool and is used for tuning purposes.

Table 14 • UART Pin Descriptions

QFN	WLCSP			
Pin#	Ball	Name	Type	Description
50	B2	UART_RX	Input	<b>UART (Input).</b> Receive serial data in. This port functions as a peripheral interface for an external controller and supports access to the internal registers and memory of the device.
49	C2	UART_TX	Output	<b>UART (Tristate Output).</b> Transmit serial data out. This port functions as a peripheral interface for an external controller and supports access to the internal registers and memory of the device.



## 10.9 GPIO Pins

GPIO ports can be used for interrupt and event reporting, fixed function control, bootstrap options, as well as being used for general purpose I/O for communication and controlling external devices. Pin functionality is firmware dependent.

Table 15 • GPIO Pin Descriptions

QFN	WLCSP			
Pin#	Ball	Name	Type	Description
33, 34, 36	F4, E4, F3	GPIO_[0:2]	Input/ Output	General Purpose I/O (Input Internal Pull-Down/Tristate Output). These pins can be configured as an input or output and are intended for low-frequency signaling. Refer to Table 6, page 25 for bootstrap functionality.
37, 38, 39, 40, 41, 43	F2, -, F6, E5, E2, D3	GPIO_[3:8]	Input/ Output	General Purpose I/O (Input Internal Pull-Down/Tristate Output). These pins can be configured as an input or output and are intended for low-frequency signaling.  GPIO_4 is not available on the WLCSP package.
64	A4	GPIO_9/ SM_CS	Input/ Output	General Purpose I/O (Input Internal Pull-Down/Tristate Output). This pin can be configured as an input or output and is intended for low-frequency signaling.
				Alternate functionality with SM_CS, see Table 12, page 32.
44, 45, 47, 48	E3, C3, -, -	GPIO_ [10:13]	Input/ Output	General Purpose I/O (Input Internal Pull-Down/Tristate Output). These pins can be configured as an input or output and are intended for low-frequency signaling. GPIO_12 and GPIO_13 are not available on the WLCSP package.

# 10.10 Supply and Ground Pins

Table 16 • Supply and Ground Pin Descriptions

QFN Pin #	WLCSP Ball	Name	Туре	Description
17	-	EXT_SEL	Input	VDD +1.2 V Select. Select external +1.2 V supply. Tie to DVDD33 if the +1.2 V supply is to be provided externally. Tie to VSS (0 V) if the +1.2 V supply is to be generated internally. Refer to Power Supply Considerations, page 22 for more information.  Not available on the WLCSP package.
16	-	VDD12_CTRL	Output	VDD +1.2V Control. Analog control line for the voltage regulator external FET when EXT_SEL is tied to VSS. When EXT_SEL is tied to DVDD33, the VDD12_CTRL pin becomes a CMOS output which can drive the shutdown input of an external LDO. Refer to 6.1.1, Power Supply Considerations, page 22 for more information.  Not available on the WLCSP package.
4, 14, 24, 42, 58	B5, D1, G5, G6	DVDD12	Power	Core Supply. Connect to a +1.2 V ±5% supply.  Place a 100 nF, 20%, 10 V, ceramic capacitor on each pin decoupled to the VSS plane.  Refer to Power Supply Considerations, page 22 for more information.
5, 21, 35, 46, 51, 59	B3, B7, G3	DVDD33	Power	<b>Digital Supply.</b> Connect to a +3.3 V ±5% supply. Place a 100 nF, 20%, 10 V, ceramic capacitor on each pin decoupled to the VSS plane.



Table 16 • Supply and Ground Pin Descriptions (continued)

QFN	WLCSP			
Pin#	Ball	Name	Type	Description
28	-	DVDD33_ XTAL	Power	Crystal Digital Supply. This pin must be connected to a +3.3 V supply source capable of delivering 10 mA.  Not available on the WLCSP package.
10, 11	E7	AVDD33	Power	<b>Analog Supply.</b> Connect to a +3.3 V ±5% supply.  Place a 100 nF, 20%, 10 V, ceramic capacitor on each pin decoupled to the VSS plane.
54	B4, B6, D2, D4, E6, G2	VSS	Ground	Ground. Connect to digital ground plane.
	_	Exposed Ground Pad	Ground	<b>Exposed Pad Substrate Connection.</b> Connect to VSS. This pad is at ground potential and must be soldered to the printed circuit board and connected via multiple vias to a heatsink area on the bottom of the board and to the internal ground plane.  Not available on the WLCSP package.

# 10.11 No Connect Pins

Table 17 • No Connect Pin Description

QFN Pin #	WLCSP Ball	Name	Туре	Description
25, 26, 27	G4, H4, H5	NC		<b>No Connection.</b> These pins are to be left unconnected, do not use as a tie point.



# 11 Electrical Characteristics

# 11.1 Absolute Maximum Ratings

Stresses above those listed under *Absolute Maximum Ratings* can cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Table 18 • Absolute Maximum Ratings

Supply voltage (DVDD33, AVDD33)	-0.5 to +4.0 V
Core supply voltage (DVDD12)	-0.5 to +1.32 V
Input voltage	-0.5 to +4.0 V
Continuous current at digital outputs	15 mA
Reflow temperature, 10 sec., MSL3, per JEDEC J-STD-020	260 °C
Storage temperature	−55 to +125 °C
ESD immunity (Human Body Model)	JS-001-2014 Class 1C compliant

#### 11.2 Thermal Resistance

Table 19 • Thermal Resistance

Junction to ambient thermal resistance <sup>1</sup> , θ <sub>JA</sub>	64-pin QFN	22.1 °C/W	
	56-ball WLCSP	33.8 °C/W	
Junction to board thermal resistance $^{1}$ , $\theta_{JB}$	64-pin QFN	6.1 °C/W	,
	56-ball WLCSP	3.9 °C/W	
Junction to exposed pad thermal resistance $^{1}$ , $\theta_{JC}$	64-pin QFN	2.0 °C/W	
Junction to case thermal resistance <sup>1</sup> , θ <sub>JC</sub>	56-ball WLCSP	5.2 °C/W	
Junction to top characterization parameter, $\Psi_{JT}$	64-pin QFN	0.1 °C/W	
	56-ball WLCSP	0.3 °C/W	

The thermal specifications assume that the device is mounted on an effective thermal conductivity test board (4 layers, 2s2p) per JEDEC JESD51-7 and JESD51-5

## 11.3 Operating Ranges

Microsemi guarantees the performance of this device over the industrial (–40 °C to 85 °C) temperature range by conducting electrical characterization over each range and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with the Telcordia GR-357-CORE Generic Requirements for Assuring the Reliability of Components Used in Telecommunications Equipment.

Table 20 • Operating Ranges

Parameter	Symbol	Min.	Тур.	Max.	Units
Ambient temperature	T <sub>A</sub>	-40		+85	°C



Table 20 • Operating Ranges (continued)

Parameter	Symbol	Min.	Тур.	Max.	Units
Analog supply voltage	V <sub>AVDD33</sub>	3.135	3.3	3.465	V
Digital supply voltage	V <sub>AVDD33</sub>				
Crystal Digital supply voltage	V <sub>DVDD33_XTAL</sub>				
Crystal I/O voltage	V <sub>XI</sub>		2.5	2.625	V
Core supply voltage	V <sub>DVDD12</sub>	1.14	1.2	1.26	V

#### 11.4 Device Power States

The ZL38051 operates in one of four hardware power states. These power states are defined as Working, Sleep, Reset, and Ultra-Low Power. The current consumed by the ZL38051 is dependent upon the power state and the active firmware mode. Typical current consumption for all firmware modes and hardware states are shown in Table 21, page 38. Refer to the *Microsemi AcuEdge™ Firmware Manual* for programming and additional information on the firmware modes.

#### 11.4.1 Working State

In the Working state, the ZL38051 is awake and running. In simple terms, the device is "on". Device features are enabled and supported depending on the firmware and configuration settings.

There are two modes of operation in the ZLS38051 firmware mode, Normal Mode and Power Saving Mode. Both modes support G.168 Line Echo Canceller, Howling detection/suppression, and advanced noise reduction.

Normal Mode is recommended for applications that use the internal voltage regulator with analog microphones. Normal Mode keeps the Audio Processor always on, thereby minimizing +1.2 V power supply noise that could be injected into sensitive analog microphone circuitry via the board layout.

Power Saving Mode can be enabled by setting register 0x206 (System Control Flags) bit 0, or it can be selected from the ZLS38508 *MiTuner*™ GUI in the AEC Control window (Enable Power Saving Mode). This mode disables the audio processor block when idle, reducing the average current drawn from the +1.2 V power supply. The resulting trade-off is switching noise on this supply. Because of this, Power Saving Mode is not recommended for applications that use the internal voltage regulator with analog microphones.

## 11.4.2 Sleep State

Sleep state is used to conserve power when a quick response is required. The Audio Processor is made inactive and the internal clocks are shut down. The ZL38051 will respond to no other inputs until it awakens from Sleep state. To wake from Sleep state, perform an HBI Wake From Sleep operation, as described in the *Microsemi AcuEdge™ Firmware Manual* Appendix D. The firmware and configuration records loaded into the device RAM are retained and no re-boot is required.

#### 11.4.3 Reset State

Reset is a hardware state used to further conserve power. The +1.2V supply can be removed. The firmware and configuration records loaded into the device RAM are not retained in Reset and must be reloaded when the device is brought out of Reset. See Reset, page 21 for more information and refer to Power Supply, page 22 for information on +1.2 V removal.

#### 11.4.4 Ultra-Low Power State

Ultra-Low Power is a hardware state used to further reduce power consumption by turning off the crystal oscillator's internal voltage regulator. Ultra-Low Power state is only available with the 64-pin QFN package. See Figure 28, page 24 for the required circuit. See Reset, page 21 and Ultra-Low Power State, page 24 for more information. Refer to Power Supply, page 22 for information on +1.2 V removal.



#### 11.4.5 Current Consumption

Device current consumption can vary with the firmware load. Common values are listed here using an external +1.2 V supply for the core power supply with a 12.000 MHz crystal and a 3.3 K $\Omega$  resistor from GPIO\_2 to DVDD33 (external Flash selected), unless otherwise noted.

Table 21 • Current Consumption

	+3.3 V	1	+1.2 V	,2		
<b>Device Power State</b>	Тур.	Max.	Тур.	Max.	Units	Notes / Conditions
Working state, Normal Mode	16.6		123		mA	Firmware active, Power Saving off, 1 DAC active <sup>3</sup> , 2 MICs active <sup>4</sup> .
Working state, Power Saving Mode	14.5		78			Firmware active, Power Saving off, 1 DAC active <sup>3</sup> , 2 MICs active <sup>4</sup> .
Sleep state	2.1		2.5			Firmware inactive (firmware and configuration record are retained), DACs and MICs are powered down, HBI is active.
Reset state	100		0		μA	Device in reset (reset > 10 µS), DVDD12 removed <sup>5</sup> .
Ultra-Low Power state <sup>6</sup>	3		0		_	Device in reset (reset > 10 µS), DVDD12 not present, DVDD33_XTAL held low.

<sup>1.</sup> Table values include all current entering DVDD33, AVDD33, and DVDD33\_XTAL pins. Add 1.0 mA to Normal, Low-Power, and Sleep modes if the internal voltage regulator is used (EXT\_SEL = VSS).

### 11.5 DC Specifications

Typical values are for  $T_A$  = 25 °C and nominal supply voltage. Minimum and maximum values are over the industrial -40 °C to 85 °C temperature range and supply voltage range as shown in Operating Ranges, page 36, except as noted. A 12.000 MHz clock oscillator is active.

Table 22 • DC Specifications

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes / Conditions
Input high voltage	V <sub>IH</sub>	0.7 × V <sub>DVDD33</sub>		V <sub>DVDD33</sub> + 0.3	V	All digital inputs
Input low voltage	V <sub>IL</sub>	V <sub>VSS</sub> - 0.3		0.3 × V <sub>DVDD33</sub>	V	All digital inputs
Input hysteresis voltage	V <sub>HYS</sub>	0.4			V	
Input leakage (input pins)	I <sub>IL</sub>			5	μΑ	0 to +3.3 V
Input leakage (bi-directional pins)	I <sub>BL</sub>			5	μA	0 to +3.3 V
Weak pull-up current	I <sub>PU</sub>	38	63	101	μA	Input at 0 V
Weak pull-down current	I <sub>PD</sub>	19	41	158	μΑ	Input at +3.3 V
Input pin capacitance	C <sub>I</sub>		5		pF	
Output high voltage	V <sub>OH</sub>	2.4			V	At 12 mA

<sup>2.</sup> Core supply voltage. Table values include all current entering DVDD12 pins.

<sup>3.</sup> DAC in differential mode, for 2 DACs active in differential mode, add 3.6 mA to +3.3 V current.

<sup>4.</sup> DMIC IN active.

<sup>5.</sup> DVDD12 is removed if the internal regulator is used for +1.2 V generation or if the VDD12\_CTRL pin is used to shutdown an external +1.2 V LDO that provides DVDD12 to the ZL38051.

<sup>6.</sup> Only available with the 64-pin QFN package.



Table 22 • DC Specifications (continued)

Parameter	Symbol Min.	Тур.	Max.	Units	Notes / Conditions
Output low voltage	V <sub>OL</sub>		0.4	V	At 12 mA
Output high impedance leakage	I <sub>OZ</sub>		5	μA	0 to +3.3 V
Pin capacitance (output & input/tristate pins)	C <sub>O</sub>	5		pF	
Output rise time	t <sub>RT</sub>	1.25		ns	10% to 90%, C <sub>LOAD</sub> = 20 pF
Output fall time	t <sub>FT</sub>	1.25		ns	90% to 10%, C <sub>LOAD</sub> = 20 pF

# 11.6 AC Specifications

For all AC specifications, typical values are for  $T_A$  = 25 °C and nominal supply voltage. Minimum and maximum values are over the industrial -40 °C to 85 °C temperature range and supply voltage ranges as shown in Operating Ranges, page 36, except as noted. A 12.000 MHz clock oscillator is active with Two-Way Voice Communication firmware in Normal, Wideband operational mode.

#### 11.6.1 Microphone Interface

AC specifications for microphone interface.

Table 23 • Microphone Interface

Parameter	Symbol Min.	Тур.	Max.	Units	Notes / Conditions
Microphone clock output (DMIC_CLK),					
8 kHz, 16 kHz sample rate		1.024		MHz	
48 kHz sample rate		3.072		MHz	
DMIC_CLK, Output high current	I <sub>OH</sub>	20		mA	V <sub>OH</sub> = D <sub>VDD33</sub> - 0.4 V
DMIC_CLK, Output low current	I <sub>OL</sub>	30		mA	V <sub>OL</sub> = 0.4 V
DMIC_CLK, Output rise and fall time	t <sub>R</sub> , t <sub>F</sub>	5		nS	C <sub>LOAD</sub> = 100 pF

#### 11.6.2 DAC

Measurements taken using PCM mode. THD+N versus output power for speaker drive applications presented in Figure 31, page 40; THD+N versus output voltage for amplifier drive applications presented in Figure 32, page 41.

Table 24 • DAC

Parameter	Symbol Min.	Тур.	Max.	Units	Notes / Conditions
DAC output level:					DAC gain = 1, 1 KΩ load.
Full scale: Differential	$V_{DACFS}$	4.8		$V_{PP}$	
Single-ended		2.4			
0 dBm0: Differential		2.8			
Single-ended		1.4			
PCM full scale level (V <sub>ppd</sub> value)		9		dBm0	DAC gain = 1, 600 Ω load




Table 24 • DAC (continued)

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes / Conditions
DAC output power:						1,
Single-ended, 32 ohm load			20.6	24	mW	Single-ended loads driven capacitively to ground
Single-ended, 16 ohm load			37.5	47		capacitively to ground
Differential, 32 ohm load			86.0	94		
Frequency response: Sample rate = 48 kS/s	f <sub>R</sub>	20		20000	Hz	<sup>1</sup> ,3 dB cutoff includes external AC coupling, without AC coupling the response is low pass.
Dynamic range: Sample rate = 48 kS/s			92		dBFS	20 Hz – 20 kHz
Total harmonic distortion plus noise	THD + N		-82		dBFS	<sup>2</sup> , Input = −3 dBFS.
Signal to Noise Ratio	SNR		85		dB	<sup>2</sup> ,1004 Hz, C-message weighted
Allowable capacitive load to ground	C <sub>L</sub>			100	pF	<sup>1</sup> , At each DAC output.
Power supply rejection ratio	PSRR		70		dB	<sup>1</sup> , 20 Hz - 100 kHz, 100 mVpp supply noise.
Crosstalk			-85	-70	dB	<sup>1</sup> , Between DAC outputs.

<sup>1.</sup> Guaranteed by design, not tested in production.

Figure 31 • THD+N Ratio versus Output Power – Driving Low Impedance



<sup>2.</sup> Single-ended or differential output.






Figure 32 • THD+N Ratio versus V<sub>RMS</sub> - Driving High Impedance

# 11.7 External Clock Requirements

In all modes of operation the ZL38051 requires an external clock source. The external clock drives the device's internal PLL which is the source for the internal timing signals.

The external clock source can either be:

- 12.000 MHz crystal, or
- 12.000 MHz clock oscillator with a 2.5 V output
- PCLKA on the TDM-A bus (crystal-less operation). The frequency of PCLKA must be 2.048, 4.096, or 8.192 MHz.

The following sections discuss these options.


# 11.7.1 Crystal Application

The oscillator circuit that is created across pins XI and XO requires an external fundamental mode crystal that has a specified parallel resonance  $(f_P)$  at 12.000 MHz.



Figure 33 • Crystal Application Circuit


ZL38051



## 11.7.2 Clock Oscillator Application

Figure 34, page 42 illustrates the circuit that is used when the ZL38051 external clock source is a clock oscillator. The oscillator pins are 2.5 V compliant and should not be driven from 3.3 V CMOS without a level shifter or voltage attenuator.

Figure 34 • Clock Oscillator Application Circuit




## 11.7.3 PCLKA (Crystal-less) Application

Figure 35 illustrates how to configure the ZL38051 for crystal-less operation. PCLKA is used as the PLL clock source. PLCKA must be set at a frequency of 2.048, 4.096, or 8.192 MHz. Since the crystal circuit is not used, the DVDD33\_XTAL pin can be grounded to VSS to save power.



Figure 35 • PCLKA Application Circuit



## 11.7.4 AC Specifications - External Clocking Requirements

These specifications apply to crystal and clock oscillator external clocking.

Table 25 • AC Specifications – External Clocking Requirement


Parameter	Symbol	Min.	Тур.	Max.	Units	Notes / Conditions
External clocking frequency accuracy	A <sub>OSC</sub>	-50		50	ppm	Not tested in production.
External clocking duty cycle	DC <sub>OSC</sub>	40		60	%	<del>_</del>
PCLKA input jitter				1	ns <sub>pp</sub>	<del>_</del>
PCLKA or PCLKB output jitter (master mode)				0.75	ns <sub>pp</sub>	
PCLKA input jitter			200		μs	<del>_</del>
Holdover accuracy (crystal or clock oscillator use only)				50	ppm	<u> </u>



# 12 Timing Characteristics

Figure 36 depicts the timing reference points that apply to the timing diagrams shown in this section. For all timing characteristics, typical values are for  $T_A$  = 25 °C and nominal supply voltage. Minimum and maximum values are over the industrial -40 °C to 85 °C temperature range and supply voltage ranges as shown in Operating Ranges, page 36, except as noted.

Figure 36 • Timing Parameter Measurement Digital Voltage Levels



# **12.1 TDM Interface Timing Parameters**

#### 12.1.1 GCI and PCM Timing Parameters

Specifications for GCI and PCM timing modes are presented in the following table. The specifications apply to both port A and port B in slave operation.

A timing diagram that applies to GCI timing of the TDM interface is illustrated in Figure 37, page 45.

Timing diagrams that apply to PCM timing of the TDM interface are illustrated in Figure 38, page 46 and Figure 39, page 46.

Table 26 • GCI and PCM Timing Parameters

Symbol	Min.	Тур.	Max.	Units	Notes / Conditions
t <sub>PCY</sub>	122		7812.5	ns	1, 2, 3
t <sub>PCH</sub>	48			_	2
t <sub>PCL</sub>	48			_	2
t <sub>PCF</sub>			8	_	
t <sub>PCR</sub>			8	_	
t <sub>FSD</sub>	2		15	_	2
	2		25	_	4
t <sub>FSS</sub>	5			_	5
t <sub>FSH</sub>	0.5		125000 - 2t <sub>PCY</sub>	_	5
t <sub>DOD</sub>	2		15	_	2
	2		25	<del>_</del>	6
t <sub>DOZ</sub>	0		10	<del>_</del>	6
t <sub>DIS</sub>	5			_	5
t <sub>DIH</sub>	0			_	5
t <sub>PCT</sub>			20		Peak-to-peak
t <sub>FST</sub>			20		Peak-to-peak
	tpcy tpch tpcl tpcr tpcr tpcr tpcr tpcr tpcr tpsb tfss tfss tfsh tpdd tpdd tpdd tpdd tpdd tpdd tpdd tpd	tpcy 122 tpch 48 tpcL 48 tpcc 5 tpcr 2 2 tFSS 5 tFSH 0.5 tDOD 2 2 tboz 0 tblis 5 tpli 0	t <sub>PCY</sub> 122 t <sub>PCH</sub> 48 t <sub>PCL</sub> 48 t <sub>PCC</sub> t <sub>PCR</sub> t <sub>FSD</sub> 2 2 t <sub>FSS</sub> 5 t <sub>FSH</sub> 0.5 t <sub>DOD</sub> 2 2 t <sub>DOZ</sub> 0 t <sub>DIS</sub> 5 t <sub>DIH</sub> 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	tpCY       122       7812.5       ns         tpCH       48       48       48         tpCL       48       8       48       48       48         tpCF       8       8       48 </td

<sup>1.</sup> PCLK frequency must be within 100 ppm.

<sup>2.</sup>  $C_{LOAD} = 40 pF$ 



- 3. If PCLKA is used to drive the main system clock, its frequency must be a multiple of 2.048 MHz and it and FSA must be present at all times to maintain proper internal operation.
- 4.  $C_{LOAD} = 150 \, pF$
- 5. Setup times based on 2 ns PCLK rise and fall times; hold times based on 0 ns PCLK rise and fall times.
- 6. Guaranteed by design, not tested in production.

Figure 37 • GCI Timing, 8-bit






Figure 38 • PCM Timing, 8-bit with xeDX = 0 (Transmit on Negative PCLK Edge)





Figure 39 • PCM Timing, 8-bit with xeDX = 1 (Transmit on Positive PCLK Edge)





# 12.1.2 I<sup>2</sup>S Timing Parameters


## 12.1.2.1 I<sup>2</sup>S Slave

Specifications for I<sup>2</sup>S Slave timing are presented in the following table. The specifications apply to both port A and port B. A timing diagram for the I<sup>2</sup>S Slave timing parameters is illustrated in Figure 40, page 47.

Table 27 • I<sup>2</sup>S Slave Timing Specifications

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes / Conditions
I2S_SCK Clock Period						
$f_s = 48 \text{ kHz}$	$t_{ISSCP}$		651.04		ns	
$f_s = 8 \text{ kHz}$			3.91		μs	
I2S_SCK Pulse Width High						
$f_s = 48 \text{ kHz}$	t <sub>ISSCH</sub>	292.97		358.07	ns	
$f_s = 8 \text{ kHz}$		1.76		2.15	μs	
I2S_SCK Pulse Width Low						
$f_s = 48 \text{ kHz}$	t <sub>ISSCL</sub>	292.97		358.07	ns	
$f_s = 8 \text{ kHz}$		1.76		2.15	μs	
I2S_SDI Setup Time	t <sub>ISDS</sub>	5			ns	
I2S_WS Setup Time	t <sub>ISDS</sub>	5			ns	
I2S_SDI Hold Time	t <sub>ISDH</sub>	0			ns	
I2S_WS Hold Time	t <sub>ISDH</sub>	0.5			ns	
I2S_SCK Falling Edge to I2S_SDO Valid	t <sub>ISOD</sub>	2		15	ns	$C_{LOAD} = 40  pF$

Figure 40 • Slave I<sup>2</sup>S Timing






#### 12.1.2.2 I<sup>2</sup>S Master

Specifications for I<sup>2</sup>S Master timing are presented in the following table. The specifications apply to both port A and port B. A timing diagram for the I<sup>2</sup>S Master timing parameters is illustrated in Figure 41.

Table 28 • I<sup>2</sup>S Master Timing Specifications

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes / Conditions
I2S_SCK Clock Period						
$f_s = 48  \text{kHz}$	$t_{\text{IMSCP}}$		651.04		ns	
$f_s = 8 \text{ kHz}$			3.91		μs	
I2S_SCK Pulse Width High						
$f_S = 48 \text{ kHz}$	$t_{IMSCH}$	318.0		333.0	ns	
$f_s = 8 \text{ kHz}$		1.95		1.96	μs	
I2S_SCK Pulse Width Low						
$f_s = 48  \text{kHz}$	$t_{IMSCL}$	318.0		333.0	ns	
$f_s = 8 \text{ kHz}$		1.95		1.96	μs	
I2S_SDI Setup Time	t <sub>IMDS</sub>	5			ns	
I2S_SDI Hold Time	t <sub>IMDH</sub>	0			ns	
I2S_SCK Falling Edge to I2S_WS	t <sub>IMOD</sub>	2		15	ns	C <sub>LOAD</sub> = 40 pF
I2S_SCK Falling Edge to I2S_SDO Valid	t <sub>IMOD</sub>	2		15	ns	C <sub>LOAD</sub> = 40 pF

Figure 41 • Master I<sup>2</sup>S Timing



# 12.2 Host Bus Interface Timing Parameters

The HBI is the main communication port from the host processor to the ZL38051, this port can read and write all of the memory and registers on the ZL38051. The port can be configured as SPI Slave or I<sup>2</sup>C Slave.

For fastest command and control operation, use the SPI Slave configuration. The SPI Slave can be operated with HCLK speeds up to 25 MHz; the I<sup>2</sup>C Slave will operate with HCLK speeds up to 400 kHz.

## 12.2.1 SPI Slave Port Timing Parameters

The following table describes timing specific to the ZL38051 device. A timing diagram for the SPI Slave timing parameters is illustrated in Figure 42, page 50.



For seamless control operation, both the SPI Slave timing and the system timing need to be considered when operating the SPI Slave at high speeds. System timing includes host set-up and delay times and board delay times.

Table 29 • SPI Slave Port Timing Parameters

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes / Conditions
HCLK Clock Period	t <sub>SSCP</sub>	40			ns	
HCLK Pulse Width High	t <sub>SSCH</sub>	16	t <sub>SSCP</sub> /2			1
HCLK Pulse Width Low	t <sub>SSCL</sub>	16	t <sub>SSCP</sub> /2			1
HDIN Setup Time	t <sub>SSDS</sub>	5				
HDIN Hold Time	t <sub>SSDH</sub>	0				
HCS Asserted to HCLK Rising Edge:						
Write	$t_{SHCSC}$	5	t <sub>SSCP</sub> /2			
Read if host samples on falling edge		5	t <sub>SSCP</sub> /2			
Read if host samples on rising edge		t <sub>SSFD</sub> + host HDOUT setup time to HCLK	t <sub>SSFD</sub> + t <sub>SSCP</sub> /2			
HCLK Driving Edge to HDOUT Valid	t <sub>SSOD</sub>	2		15		C <sub>LOAD</sub> = 40 pF
HCS Falling Edge to HDOUT Valid	t <sub>SSFD</sub>	0		15		$^2$ , $C_{LOAD} = 40  pF$
HCS De-asserted to HDOUT Tristate	t <sub>SSOZ</sub>	0		10		<sup>5</sup> , C <sub>LOAD</sub> = 40 pF
HCS Pulse High	t <sub>SHCSH</sub>	20	t <sub>SSCP</sub> /2			1, 3
HCS Pulse low	t <sub>SHCSL</sub>					4

<sup>1.</sup> HCLK may be stopped in the high or low state indefinitely without loss of information. When HCS is at low state, every 16 HCLK cycles, the 16-bit received data will be interpreted by the SPI interface logic.

5. Guaranteed by design, not tested in production.


<sup>2.</sup> The first data bit is enabled on the falling edge of HCS or on the falling edge of HCLK, whichever occurs last.

<sup>3.</sup> The SPI Slave requires 61 ns HCS off time just to make the transition of HCS synchronized with HCLK clock. In the command framing mode, there is no HCS off time between each 16-bit command/data, and HCS is held low until the end of command.

<sup>4.</sup> If HCS is not held low for 8 or 16 HCLK cycles exactly, the SPI Slave will reset. During byte or word framing mode, HCS is held low for the whole duration of the command. Multiple commands can be transferred with HCS low for the whole duration of the multiple commands. The rising edge of the HCS indicates the end of the command sequence and resets the SPI Slave.



Figure 42 • SPI Slave Timing



# 12.2.2 I<sup>2</sup>C Slave Interface Timing Parameters

The I<sup>2</sup>C interface uses the SPI Slave interface pins.


Specifications for  $I^2C$  interface timing are presented in the following table. A timing diagram for the  $I^2C$  timing parameters is illustrated in Figure 43, page 51.

Table 30 • I<sup>2</sup>S Slave Timing Specifications

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes / Conditions
SCLK Clock Frequency	f <sub>SCL</sub>	0		400	kHz	
START Condition Hold Time	t <sub>STARTH</sub>	0.6			μs	
SDA data setup time	t <sub>SDAS</sub>	100			ns	
SDA Hold Time Input	t <sub>SDAH</sub>	100			ns	
SDA Hold Time Output	t <sub>SDAH</sub>	300			ns	
High period of SCLK	t <sub>SCLH</sub>	0.6			μs	
Low period of SCLK	t <sub>SCLL</sub>	1.3			μs	
STOP Condition Setup Time	t <sub>STOPS</sub>	0.6			μs	
Repeated Start Condition Setup Time	t <sub>STARTS</sub>	0.6			μs	
Pulse Width Spike Suppression, glitches ignored by input filter	t <sub>SP</sub>	50			ns	



Figure 43 • I<sup>2</sup>C Timing Parameter Definitions



# 12.3 UART Timing Parameters

Specifications for UART timing are presented in the following table. Timing diagrams for the UART timing parameters are illustrated in Figure 44 and Figure 45.

Table 31 • UART Timing Specifications

Parameter	Symbol Min.	Тур.	Max.	Units	Notes / Conditions
UART_RX and UART_TX bit width Baud rate = 115.2 kbps	t <sub>UP</sub>	8.68		μs	
Allowed baud rate deviation 8 bits with no parity			4.86	%	Guaranteed by design, not tested in production.

Figure 44 • UART\_RX Timing





Figure 45 • UART\_TX Timing






# 12.4 Master SPI Timing Parameters

Specifications for Master SPI timing are presented in the following table. A timing diagram for the Master SPI timing parameters is illustrated in Figure 46.

Table 32 • Master SPI Timing Specifications

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes / Conditions
SM_CLK Clock Period	t <sub>MSCP</sub>	40		320	ns	Max. 25.0 MHz
SM_CLK Pulse Width High	t <sub>MSCH</sub>	(t <sub>MSCP</sub> /2) - 2		160		
SM_CLK Pulse Width Low	t <sub>MSCL</sub>	(t <sub>MSCP</sub> /2) - 2		160		
SM_MISO Setup Time	t <sub>MSDS</sub>	3				
SM_MISO Hold Time	t <sub>MSDHD</sub>	0				
SM_CS Asserted to SM_CLK Sampling Edge	t <sub>MSCC</sub>	(t <sub>MSCP</sub> /2) - 4				
SM_CLK Driving Edge to SM_MOSI Valid	t <sub>MSOD</sub>	-1		2		C <sub>LOAD</sub> = 40 pF
SM_MOSI Setup to SM_CLK Sampling Edge	t <sub>MSOS</sub>	(t <sub>MSCP</sub> /2) - 4				C <sub>LOAD</sub> = 40 pF
SM_MOSI Hold Time to SM_CLK Sampling Edge	t <sub>MSOHD</sub>	(t <sub>MSCP</sub> /2) - 4				C <sub>LOAD</sub> = 40 pF
SM_CS Hold Time after last SM_CLK Sampling Edge	t <sub>MSCSHD</sub>	(t <sub>MSCP</sub> /2) - 4				
SM_CS Pulse High	t <sub>MSCSH</sub>	(t <sub>MSCP</sub> /2) - 2				

Figure 46 • Master SPI Timing





# 13 **AEC Tuning**

To optimize the acoustic properties of a given system design, the Audio Processor firmware requires gain and level tuning. The mechanical design, including the speaker and microphone quality and placement, will all affect the system's acoustic performance. Microsemi has developed *MiTuner*™ GUI Software (ZLS38508) and the Microsemi Audio Interface Box (AIB) Evaluation Kit (ZLE38470BADA) to automatically optimize the firmware's tunable parameters for a given hardware design, facilitating the system design process and eliminating the need for tedious manual tuning. In order to achieve a high level of acoustic performance for a given enclosure, the *MiTuner* GUI Software performs both Auto Tuning and Subjective Tuning.


Access to the UART and TDM port of the ZL38051 need to be provided on the system board in order to perform Auto Tuning or Subjective Tuning with the ZLS38508 software. Figure 47 shows the nodes that need to be made available and illustrates an AIB Header that when mounted, will provide a direct connection to the Audio Interface Box cable (no soldering or jumpers required). TDM port A is shown, but port B can be used instead. The header only needs to be populated on the system board(s) that are used for tuning evaluation.

**Note:** Any connections to a host processor need to be isolated from the UART and I<sup>2</sup>S ports during the tuning process. If a host processor is connected to these ports, a resistor should be placed between the host and each ZL38051 port signal, so that the resistor can be removed to isolate the host from the ZL38051 without interfering with the ZL38051's connection to the AIB.

To interface between the header and the AIB, a 10-wire ribbon cable is used. The cable is terminated on both ends with a double row, 5 position, 100 mil (2.54 mm) female socket strip. Pin 10 on each socket is keyed to ensure proper signal connection. On the system board header pin 10 must be removed, or alternatively both pins 9 and 10 can be eliminated to reduce the space needed on the system board. Signal integrity series termination resistors are provided for the interface in the AIB.

Figure 47 • AIB System Board Connection

ZL38051






**Note:** A Samtec TSW-105-07-L-D through-hole terminal strip, or a Samtec TSM-105-01-L-DV surface mount terminal strip, or a suitable equivalent can be used for the AIB Header. The header is a double row, 5 position, 10-pin male 100 mil (2.54 mm) unshrouded terminal strip with 25 mil (0.64 mm) square vertical posts that are 230 mils (5.84 mm) in length.



# 14 Package Outline Drawings

# 14.1 Package Drawings

Figure 48 • 64-Pin QFN








Figure 49 • Recommended 64-Pin QFN Land Pattern - Top View

#### 64-QFN 9 mm x 9 mm, 0.5 mm pitch

\* Minimum spacing between pins and epad must be 0.3 mm

Recommended EPAD configuration uses 0.292"/7.42 mm square pad tied to a ground plane with a  $9 \times 9$  array of 0.013"/0.33 mm vias. This is necessary for good thermal performance.



Figure 50 • 56-Ball WLCSP







Figure 51 • 56-Ball WLCSP Staggered Balls Expanded Bottom View



Ball Diameter -- 0.25 mm

## Pitch:

Horizontal -- 0.40 mm

Vertical -- 0.35 mm



Microsemi Corporate Headquarters

One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 E-mail: sales.support@microsemi.com

E-mail: sales.support@microsemi.com www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

#### **About Microsemi**

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, Calif., and has approximately 4,800 employees globally. Learn more at www.microsemi.com.