

Table of Contents

Features	1	General Application Information.....	15
Applications	1	Output Phase Reversal	15
Typical Application	1	THD+Noise.....	15
Typical Characteristics.....	1	Total Noise Including Source Resistors.....	15
Table of Contents.....	2	Settling Time.....	16
Version (Release B).....	3	Overload Recovery Time.....	16
Revision History	3	Open-Loop Gain and Phase Response.....	17
Pin Configurations and Function.....	4	Photodiode Circuits	17
Absolute Maximum Ratings	7	Outline Information.....	19
Thermal Resistance.....	7	Ordering Guide.....	22
Specifications	8	Product Order Model.....	22
Typical Performance Characteristics	10	Related Parts	23

Version (Release B)¹

Revision History

Dec. 2024—Release B

Added ZJA3203

Updated Specifications

Nov. 2024—Release A

Jul. 2024—Initial

¹ Information furnished by ZJW Microelectronics is believed to be accurate and reliable. However, no responsibility is assumed by ZJW Microelectronics for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of ZJW Microelectronics. Trademarks and registered trademarks are the property of their respective owners.

Pin Configurations and Function




Figure 1. ZJA3202-1 Pin Configuration (5-lead SOT23)




Figure 2. ZJA3203 Pin Configuration (5-lead SOT23)

Mnemonic	Pin No.	I/O ¹	Description
OUT	1	AO	Amplifier output
V-	2	P	Negative power supply
+IN	3	AI	Amplifier non-inverting input
-IN	4	AI	Amplifier inverting input
V+	5	P	Positive power supply

Mnemonic	Pin No.	I/O ¹	Description
-IN	1	AI	Amplifier inverting input
V-	2	P	Negative power supply
+IN	3	AI	Amplifier non-inverting input
OUT	4	AO	Amplifier output
V+	5	P	Positive power supply

¹ AI: Analog Input; P: Power; AO: Analog Output.




Figure 3. ZJA3202-2 Pin Configuration (8-lead SOIC and MSOP)

Mnemonic	Pin No.	I/O ¹	Description
OUTA	1	AO	Channel A output
-INA	2	AI	Channel A inverting input
+INA	3	AI	Channel A Non-inverting input
V-	4	P	Negative power supply
+INB	5	AI	Channel B Non-inverting input
-INB	6	AI	Channel B inverting input
OUTB	7	AO	Channel B output
V+	8	P	Positive power supply

¹ AI: Analog Input; P: Power; AO: Analog Output.




Figure 4. ZJA3202-4 Pin Configuration (14-lead SOIC and TSSOP)

Mnemonic	Pin No.	I/O ¹	Description
OUTA	1	AO	Channel A output
-INA	2	AI	Channel A inverting input
+INA	3	AI	Channel A non-inverting input
V+	4	P-	Positive power supply
+INB	5	AI	Channel B non-inverting input
-INB	6	AI	Channel B inverting input
OUTB	7	AO	Channel B output
OUTC	8	AO	Channel C output
-INC	9	AI	Channel C inverting input
+INC	10	AI	Channel C non-inverting input
V-	11	P	Negative power supply
+IND	12	AI	Channel D non-inverting input
-IND	13	AI	Channel D inverting input
OUTD	14	AO	Channel D output

¹ AI: Analog Input; P: Power; AO: Analog Output.

Absolute Maximum Ratings¹

Parameter	Rating
Supply Voltage	6 V
Input Voltage	V- to V+
Output Short-Circuit Duration to GND	Indefinite
Operating Temperature Range	-40 °C to 125 °C
Storage Temperature Range	-65 °C to 150 °C
Junction Temperature Range	-65 °C to 150 °C
Lead Temperature, Soldering (10 sec)	300 °C
ESD Rating (ESD) ²	
Human Body Model (HBM) ³	6 kV
Charge Device Model (CDM) ⁴	2 kV

Thermal Resistance⁵

Package Type	θ_{JA}	θ_{JC}	Unit
5-lead SOT23	230	76	°C/W
8-lead SOIC	158	43	°C/W
8-lead MSOP	190	44	°C/W
14-lead SOIC	120	36	°C/W
14-lead TSSOP	240	43	°C/W

¹ These ratings apply at 25 °C, unless otherwise noted.

Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

² Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry,

damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

³ ANSI/ESDA/JEDEC JS-001 Compliant⁴ ANSI/ESDA/JEDEC JS-002 Compliant⁵ θ_{JA} addresses the conditions for soldering devices onto circuit boards to achieve surface mount packaging.

Typical Performance Characteristics

Unless otherwise stated, $T_A = 25^\circ\text{C}$, $V_S = 5\text{ V}$, $R_L = 2\text{ k}\Omega$.




Figure 5. Input Offset Voltage vs. Temperature




Figure 6. Input Offset Voltage Distribution




Figure 7. Input Offset Voltage Distribution




Figure 8. Input Offset vs. Common Mode Voltage




Figure 9. Input Bias Current vs. Temperature



























Figure 10. Output Voltage to Supply Rail vs. Load Current









General Application Information

Output Phase Reversal

Phase reversal is a change of polarity in the transfer function of the amplifier. This can occur when the voltage applied at the input of an amplifier exceeds the maximum common-mode voltage. Phase reversal can cause permanent damage to the device and may result in system lockups. The ZJA3202-1, ZJA3202-2, ZJA3202-4 and ZJA3203 do not exhibit phase reversal when input voltages are beyond the supplies.




Figure 34. No Phase Reversal

THD+Noise

ZJA3202/3 features low total harmonic distortion (THD) and excellent gain linearity, making these amplifiers a great choice for precision circuits with high closed-loop gain and for audio application circuits. Figure 35 demonstrates that when configured with positive unity gain (the worst case) and driving a 100 kΩ load, the total distortion and noise of ZJA3202/3 is approximately 0.0006%.




Figure 35. THD+N vs. Frequency

Total Noise Including Source Resistors

The low input current noise and input bias current of the ZJA3202/3 make it the ideal amplifier for circuits with substantial input source resistance. Input offset voltage increases by less than 15 nV per 500 Ω of source resistance at room temperature. The total noise density of the circuit is

$$e_{nTOTAL} = \sqrt{e_n^2 + (i_n R_s)^2 + 4kT R_s}$$

Where:

- e_n is the input voltage noise density of the parts.
- i_n is the input current noise density of the parts.
- R_S is the source resistance at the noninverting terminal.
- K is Boltzman's constant (1.38×10^{-23} J/K).
- T is the ambient temperature in Kelvin ($T = 273 + {}^\circ\text{C}$).

For $R_S < 3.9 \text{ k}\Omega$, e_n dominates and $e_{nTOTAL} \approx e_n$.

The current noise of the ZJA3202/3 is so low that its contribution does not become a significant term unless R_S is greater than $165 \text{ M}\Omega$, an impractical value for most applications.

The total equivalent rms noise over a specific bandwidth is expressed as:

$$e_{nRMS} = e_{nTOTAL} \sqrt{BW}$$

Where BW is the bandwidth in Hertz.

Note that the above analysis is valid for frequencies larger than 300 Hz and assumes flat noise above 10 kHz. For lower frequencies, flicker noise (1/f) must be considered.

Settling Time

Settling time is the time required for the amplifier output to reach a stable state and remain within a percentage of its step value. The pulse has been applied to the input terminal. Thanks to its high slew rate of $2.8 \text{ V}/\mu\text{s}$ and 5 MHz bandwidth, ZJA3202/3 settles to within 0.01% in less than 890 ns, for a 2 V step in positive unity gain. This makes it an excellent choice as a buffer at the output of DACs whose settling time is typically less than 1 μs .

In addition to fast settling time and fast slew rate, the low offset voltage drift and input offset current of Z JA3202/3 allows full accuracy of a 16-bit converter over the entire operating temperature range.

Overload Recovery Time

Overload recovery, also known as overspeed recovery, refers to the time it takes the output of an amplifier to recover from a saturated condition to its linear region. This recovery time is particularly long, which is crucial for the application of amplifiers that must promptly respond to small signal in the presence of excessive large transient. Figure 36 shows the positive overload recovery of ZJA3202/3. The output recovers from saturation within approximately 1.2 μs .




Figure 36. Positive Overload Recovery

The negative overdrive recovery time is also approximately 1.2 μ s as shown in Figure 37. In addition to the fast recovery time, ZJA3202/3 show excellent positive and negative recovery time symmetry. This is an important feature of transient signal rectification, as the output signal is kept equally undistorted throughout any given period.




Figure 37. Negative Overload Recovery

Open-Loop Gain and Phase Response

In addition to impressive low noise, low offset voltage and offset current, ZJA3202/3 has excellent loop gain and phase response even when driving heavy resistive or capacitive load. When the output is loaded with 2 k Ω resistor, ZJA3202/3 has unity gain frequency of 5 MHz and a phase margin of 37°. Comparing to amplifiers with similar bandwidth, ZJA3202/3 is much more stable, showing much less peaking in transient response and thus much faster settling time.




Figure 38. Frequency Response of ZJA3202/3

Photodiode Circuits

Common applications for I-V conversion include photodiode circuits, where the amplifier is used to convert a current, generated by a photo diode placed at the inverting input terminal, into an output voltage.

ZJA3202/3's low input bias current, wide bandwidth, and low noise make it an excellent choice for various photodiode applications, including fiber optic controls, motion sensors, and bar code readers.

The circuit shown in Figure 39 uses a silicon diode with zero bias voltage. This is known as a Photovoltaic Mode; this configuration limits the overall noise and is suitable for instrumentation applications.




Figure 39. Equivalent Preamplifier Photodiode Circuit

A larger signal bandwidth can be attained at the expense of additional output noise. The total input capacitance (C_T) consists of the sum of the diode capacitance (typically 3 pF to 4 pF) and the amplifier's input capacitance (12 pF), which includes external parasitic capacitance. C_T creates a pole in the frequency response, which may lead to an unstable system. To ensure stability and optimize the bandwidth of the signal, a capacitor is placed in the feedback loop of the circuit shown in Figure 39. It creates a zero and yields a bandwidth whose corner frequency is $1/(2\pi(R_F C_F))$.

The value of R_F can be determined by the ratio V/I_D , where V is the desired output voltage of the op amp and I_D is the diode current. For example, if I_D is 100 μ A and a 10 V output voltage is desired, R_F should be 100 k Ω . R_D is a junction resistance that drops typically by a factor of 2 for every 10°C increase in temperature. A typical value for R_D is 1000 M Ω . Since $R_D \gg R_F$, the circuit behavior is not impacted by the effect of the junction resistance. The maximum signal bandwidth is

$$f_{MAX} = \sqrt{\frac{f_T}{2\pi R_F C_T}}$$

where f_T is the unity gain frequency of the amplifier.

Using the parameters above, $C_F \approx 1$ pF, which yields a signal bandwidth of about 2.6 MHz.

$$C_F = \sqrt{\frac{C_T}{2\pi R_F f_T}}$$

where f_T is the unity gain frequency of the op amp, achieves a phase margin, Φ_m , of approximately 45°.

A higher phase margin can be obtained by increasing the value of C_F . Setting C_F to twice the previous value yields approximately $\Phi_m = 65^\circ$ and a maximally flat frequency response, but reduces the maximum signal bandwidth by 50%.

Outline Information




Figure 40. 8-Lead SOIC Package Dimensions shown in millimeters




Figure 41. 8-Lead MSOP Package Dimensions shown in millimeters




Figure 42. 5-Lead SOT23 Package Dimensions shown in millimeters




Figure 43. 14-Lead SOIC Package Dimensions shown in millimeters





Figure 44. 14-Lead TSSOP Package Dimensions shown in millimeters

Ordering Guide

Model	Orderable Device	Status ¹	Channels	Package	Temperature Range (°C)	External Package	
ZJA3202-1	ZJA3202-1AUKBR	ACTIVE	1	SOT23-5	-40 to +125	7" Reel	
ZJA3202-2	ZJA3202-2ASABT	ACTIVE	2	SOIC-8	-40 to +125	Tube	
	ZJA3202-2ASABR	ACTIVE				13" Reel	
	ZJA3202-2AUABT	ACTIVE	2	MSOP-8		Tube	
	ZJA3202-2AUABR	ACTIVE				13" Reel	
ZJA3202-4	ZJA3202-4ASDBT	PREVIEW	4	SOIC-14	-40 to +125	Tube	
	ZJA3202-4ASDBR	PREVIEW				13" Reel	
	ZJA3202-4AUDBT	PREVIEW	4	TSSOP-14		Tube	
	ZJA3202-4AUDBR	PREVIEW				13" Reel	
ZJA3203	ZJA3203AUKBR	PREVIEW	1	SOT23-5	-40 to +125	7" Reel	

Product Order Model



¹ The marketing status values are defined as follows:

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

ACTIVE: Product device recommended for new designs.

NRND: Not recommended for new designs. Device is in production to support existing customers, but ZJW does not recommend using this part in a new design.

LIFEBUY: ZJW has announced that the device will be discontinued, and a lifetime-buy period is in effect.

OBSOLETE: ZJW has discontinued the production of the device.

