


- ▼ 100% R_g & UIS Test
- ▼ Simple Drive Requirement
- ▼ Lower On-resistance
- ▼ RoHS Compliant & Halogen-Free


Description

XP6NA2R3 series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The PMPAK® 5x6 package is special for DC-DC converters application and the foot print is compatible with SO-8 with backside heat sink and lower profile.



BV_{DSS}	60V
$R_{DS(ON)}$	2.3mΩ



PMPAK® 5x6

Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	60	V
V_{GS}	Gate-Source Voltage	+20	V
$I_D @ T_C = 25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^6$ (Silicon Limited)	160	A
$I_D @ T_C = 25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^6$ (Package Limited)	100	A
$I_D @ T_C = 100^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^6$ (Package Limited)	100	A
$I_D @ T_A = 25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	35.7	A
$I_D @ T_A = 70^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^3$	28.6	A
I_{DM}	Pulsed Drain Current ¹	640	A
$P_D @ T_C = 25^\circ\text{C}$	Total Power Dissipation	104	W
$P_D @ T_A = 25^\circ\text{C}$	Total Power Dissipation ³	5	W
E_{AS}	Single Pulse Avalanche Energy ⁴	151.2	mJ
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-c}	Maximum Thermal Resistance, Junction-case	1.2	°C/W
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	25	°C/W

Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_{\text{D}}=250\mu\text{A}$	60	-	-	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}$, $I_{\text{D}}=20\text{A}$	-	-	2.3	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$, $I_{\text{D}}=250\mu\text{A}$	2.2	-	3.8	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}$, $I_{\text{D}}=20\text{A}$	-	75	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=48\text{V}$, $V_{\text{GS}}=0\text{V}$	-	-	25	μA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}= \pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	-	-	± 0.1	μA
Q_g	Total Gate Charge ⁵	$I_{\text{D}}=20\text{A}$	-	84	134	nC
Q_{gs}	Gate-Source Charge ⁵	$V_{\text{DS}}=30\text{V}$	-	25	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge ⁵	$V_{\text{GS}}=10\text{V}$	-	20	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time ⁵	$V_{\text{DS}}=30\text{V}$	-	19	-	ns
t_r	Rise Time ⁵	$I_{\text{D}}=20\text{A}$	-	35	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time ⁵	$R_{\text{G}}=3.3\Omega$	-	42	-	ns
t_f	Fall Time ⁵	$V_{\text{GS}}=10\text{V}$	-	20	-	ns
C_{iss}	Input Capacitance ⁵	$V_{\text{GS}}=0\text{V}$	-	5080	8128	pF
C_{oss}	Output Capacitance ⁵	$V_{\text{DS}}=50\text{V}$	-	830	-	pF
C_{rss}	Reverse Transfer Capacitance ⁵	f=1.0MHz	-	20	-	pF
R_g	Gate Resistance	f=1.0MHz	-	1	2	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_{\text{S}}=20\text{A}$, $V_{\text{GS}}=0\text{V}$	-	-	1.3	V
t_{rr}	Reverse Recovery Time ⁵	$I_{\text{S}}=20\text{A}$, $V_{\text{GS}}=0\text{V}$,	-	60	-	ns
Q_{rr}	Reverse Recovery Charge ⁵	dl/dt=100A/ μs	-	73	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board, t \leq 10sec; 60°C/W at steady state.
- 4.Starting $T_j=25^\circ\text{C}$, $V_{\text{DD}}=30\text{V}$, $L=0.1\text{mH}$, $R_{\text{G}}=25\Omega$, $V_{\text{GS}}=10\text{V}$
- 5.Guaranteed by design.
- 6.Package limitation current is 100A .
- 7.These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{\text{J}(\text{MAX})}=150^\circ\text{C}$.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area⁷




Fig 10. Effective Transient Thermal Impedance




Fig 11. Drain Current v.s. Case Temperature




Fig 12. Transfer Characteristics




Fig 13. Typ. Drain-Source on State Resistance




Fig 14. Total Power Dissipation





Fig 15. Normalized BV_{DSS} v.s. Junction Temperature

MARKING INFORMATION

Part Number



Date Code (YWWSSS)

Y : Last Digit Of The Year

WW : Week

SSS : Sequence

Package Outline : PMPAK 5x6



SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	0.90	1.10	1.30
b	0.33	0.41	0.51
C	0.254(Ref.)		
D1	4.80	4.90	5.10
D2	3.61	4.00	4.40
E	5.80	6.03	6.25
E1 (Ref.)	5.60	5.75	5.90
E2 (Ref.)	3.30	3.55	3.80
e	1.27 BSC		
H	0.35	—	0.90
K (Ref.)	1.00	1.275	—
L	0.35	0.55	0.75
L1	0.06	0.13	0.20
α (Ref.)	0°	—	12°

1. All dimension are in millimeters.
2. Dimension does not include burrs and mold flash/protrusions.
3. The outline schematic is not to scale and slightly different from the actual product appearance.

PMPAK 5X6(E-TYPE) FOOTPRINT :

