


- ▼ Simple Drive Requirement
- ▼ Good Thermal Performance
- ▼ Fast Switching Performance
- ▼ RoHS Compliant & Halogen-Free




PMPPAK® 3x3

N-CH	$BV_{DSS}$	60V
	$R_{DS(ON)}$	58mΩ
P-CH	$BV_{DSS}$	-60V
	$R_{DS(ON)}$	90mΩ

## Description

XP6C058 series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.



The PMPPAK® 3x3 package is special for voltage conversion application using standard infrared reflow technique with the backside heat sink to achieve the good thermal performance.

## Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating		Units
		N-channel	P-channel	
$V_{DS}$	Drain-Source Voltage	60	-60	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	$\pm 20$	V
$I_D @ T_C = 25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}$	11.4	-9.7	A
$I_D @ T_C = 100^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}$	7.2	-6.1	A
$I_D @ T_A = 25^\circ\text{C}$	Drain Current <sup>3</sup> , $V_{GS} @ 10\text{V}$	4.5	-4	A
$I_D @ T_A = 70^\circ\text{C}$	Drain Current <sup>3</sup> , $V_{GS} @ 10\text{V}$	3.6	-3.1	A
$I_{DM}$	Pulsed Drain Current <sup>1</sup>	20	-16	A
$P_D @ T_A = 25^\circ\text{C}$	Total Power Dissipation	2.5		W
$T_{STG}$	Storage Temperature Range	-55 to 150		°C
$T_J$	Operating Junction Temperature Range	-55 to 150		°C

## Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-c}$	Maximum Thermal Resistance, Junction-case	8	°C/W
$R_{thj-a}$	Maximum Thermal Resistance, Junction-ambient <sup>3</sup>	50	°C/W

### N-CH Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	60	-	-	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=4.5\text{A}$	-	-	58	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=2\text{A}$	-	-	70	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.4	-	3	V
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=5\text{A}$	-	19	-	S
$I_{\text{DSS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=0\text{V}$	-	-	25	$\text{uA}$
$I_{\text{GSS}}$	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
$Q_{\text{g}}$	Total Gate Charge	$I_{\text{D}}=5\text{A}$	-	14.5	23.2	nC
$Q_{\text{gs}}$	Gate-Source Charge	$V_{\text{DS}}=30\text{V}$	-	3.5	-	nC
$Q_{\text{gd}}$	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=10\text{V}$	-	2.5	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DS}}=30\text{V}$	-	8	-	ns
$t_{\text{r}}$	Rise Time	$I_{\text{D}}=1\text{A}$	-	4	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time	$R_{\text{G}}=3.3\Omega$	-	18	-	ns
$t_{\text{f}}$	Fall Time	$V_{\text{GS}}=10\text{V}$	-	5	-	ns
$C_{\text{iss}}$	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	800	1280	pF
$C_{\text{oss}}$	Output Capacitance	$V_{\text{DS}}=30\text{V}$	-	47	-	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	34	-	pF
$R_{\text{g}}$	Gate Resistance	$f=1.0\text{MHz}$	0.6	1.2	2.4	$\Omega$

### Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{\text{SD}}$	Forward On Voltage <sup>2</sup>	$I_{\text{S}}=2\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V
$t_{\text{rr}}$	Reverse Recovery Time	$I_{\text{S}}=5\text{A}, V_{\text{GS}}=0\text{V}$	-	15	-	ns
			-	11	-	nC

### P-CH Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-60	-	-	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-4\text{A}$	-	-	90	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-2\text{A}$	-	-	125	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-1.4	-	-3	V
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=-10\text{V}, I_{\text{D}}=-4\text{A}$	-	9.5	-	S
$I_{\text{DSS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=-48\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-25	$\text{uA}$
$I_{\text{GSS}}$	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	$\text{nA}$
$Q_g$	Total Gate Charge	$I_{\text{D}}=-4\text{A}$	-	15	24	$\text{nC}$
$Q_{\text{gs}}$	Gate-Source Charge	$V_{\text{DS}}=-30\text{V}$	-	3	-	$\text{nC}$
$Q_{\text{gd}}$	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=-10\text{V}$	-	2.7	-	$\text{nC}$
$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DS}}=-30\text{V}$	-	10	-	ns
$t_r$	Rise Time	$I_{\text{D}}=-1\text{A}$	-	4	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time	$R_G=3.3\Omega$	-	26	-	ns
$t_f$	Fall Time	$V_{\text{GS}}=-10\text{V}$	-	7	-	ns
$C_{\text{iss}}$	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	830	1328	$\text{pF}$
$C_{\text{oss}}$	Output Capacitance	$V_{\text{DS}}=-30\text{V}$	-	52	-	$\text{pF}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	40	-	$\text{pF}$
$R_g$	Gate Resistance	$f=1.0\text{MHz}$	3.5	7	14	$\Omega$

### Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{\text{SD}}$	Forward On Voltage <sup>2</sup>	$I_{\text{S}}=-2\text{A}, V_{\text{GS}}=0\text{V}$	-	-	-1.2	V
$t_{\text{rr}}$	Reverse Recovery Time	$I_{\text{S}}=-4\text{A}, V_{\text{GS}}=0\text{V}$	-	15	-	ns
$Q_{\text{rr}}$	Reverse Recovery Charge	$dI/dt=-100\text{A}/\mu\text{s}$	-	11	-	$\text{nC}$

### Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board, t  $\leq$  10sec, 90°C/W at steady state.


THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.


YAGEO XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

YAGEO XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.


**N-Channel**




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. On-Resistance v.s. Gate Voltage**



**Fig 4. Normalized On-Resistance v.s. Junction Temperature**




**Fig 5. Forward Characteristic of Reverse Diode**




**Fig 6. Gate Threshold Voltage v.s. Junction Temperature**


**N-Channel**




**Fig 7. Gate Charge Characteristics**




**Fig 8. Typical Capacitance Characteristics**




**Fig 9. Maximum Safe Operating Area**



**Fig 10. Effective Transient Thermal Impedance**




**Fig 11. Switching Time Waveform**




**Fig 12. Gate Charge Waveform**


**P-Channel**




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. On-Resistance v.s. Gate Voltage**



**Fig 4. Normalized On-Resistance v.s. Junction Temperature**




**Fig 5. Forward Characteristic of Reverse Diode**




**Fig 6. Gate Threshold Voltage v.s. Junction Temperature**


**P-Channel**




**Fig 7. Gate Charge Characteristics**




**Fig 8. Typical Capacitance Characteristics**




**Fig 9. Maximum Safe Operating Area**



**Fig 10. Effective Transient Thermal Impedance**




**Fig 11. Switching Time Waveform**




**Fig 12. Gate Charge Waveform**

---

## MARKING INFORMATION




## Package Outline : PMPAK 3x3 (Dual Pad)



FRONTSIDE VIEW


SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	0.65	0.80	1.05
A1	-----	-----	0.15
b	0.20	0.35	0.50
C	0.10	0.15	0.25
D	2.85	3.30	3.60
D1	2.85	3.10	3.40
E	2.85	3.30	3.60
E1	2.85	3.10	3.40
E2	1.45	1.75	2.05
E3	0.10	0.20	0.30
e	0.65 (ref.)		
L	0.15	0.40	0.50
L1	0.15	0.50	0.70
K	0.20	0.38	0.65
K1	0.10	0.25	0.45
I	-----	-----	0.15



1. All Dimension Are In Millimeters.

2. Dimension Does Not Include Mold Protrusions.

**PMPPAK3X3(Dual Pad) FOOTPRINT :**



UNIT: mm