


ASYMMETRIC DUAL N-CHANNEL

ENHANCEMENT MODE POWER MOSFET

- ▼ Simple Drive Requirement
- ▼ Easy for DC/DC Buck Converter Application
- ▼ RoHS Compliant & Halogen-Free





CH-1	BV_{DSS}	30V
	$R_{DS(ON)}$	5.5mΩ
CH-2	BV_{DSS}	30V
	$R_{DS(ON)}$	2.5mΩ

Description

XP6932 series are innovative design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The control MOSFET (CH-1) and synchronous MOSFET (CH-2) co-package for synchronous buck converters.

**Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)**

Symbol	Parameter	Rating		Units
		CH-1	CH-2	
V_{DS}	Drain-Source Voltage	30	30	V
V_{GS}	Gate-Source Voltage	± 20	± 20	V
$I_D @ T_C = 25^\circ\text{C}$	Drain Current (Package Limited)	28	40	A
$I_D @ T_A = 25^\circ\text{C}$	Drain Current , $V_{GS} @ 10\text{V}^3$	14.2	22.9	A
$I_D @ T_A = 70^\circ\text{C}$	Drain Current , $V_{GS} @ 10\text{V}^3$	11.3	18.4	A
I_{DM}	Pulsed Drain Current ¹	112	160	A
$P_D @ T_A = 25^\circ\text{C}$	Total Power Dissipation ³	1.78	2.08	W
E_{AS}	Single Pulse Avalanche Energy ⁶	18	32	mJ
T_{STG}	Storage Temperature Range	-55 to 150		°C
T_J	Operating Junction Temperature Range	-55 to 150		°C

Thermal Data

Symbol	Parameter	Rating		Units
		CH-1	CH-2	
R_{thj-c}	Maximum Thermal Resistance, Junction-case	5	3	°C/W
R_{thj-t}	Maximum Thermal Resistance, Junction-top	15	9	°C/W
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	70	60	°C/W
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ⁴	130	120	°C/W

CH-1 Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	30	-	-	V
V_{DSt}	Drain-Source Breakdown Voltage ⁷ (transient)	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_{\text{AS}}=60\text{A},$ $t_{\text{transient}} \leq 50\text{ns}$	36	-	-	V
$\text{R}_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=14\text{A}$	-	-	5.5	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_D=7\text{A}$	-	-	8.8	$\text{m}\Omega$
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	1.3	-	2.2	V
g_{fs}	Forward Transconductance	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_D=14\text{A}$	-	52	-	S
I_{DSS}	Drain-Source Leakage Current	$\text{V}_{\text{DS}}=24\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	10	μA
I_{GSS}	Gate-Source Leakage	$\text{V}_{\text{GS}}= \pm 20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	± 0.1	μA
$\text{Q}_{\text{g}(10\text{V})}$	Total Gate Charge ⁵	$\text{I}_D=16\text{A}$ $\text{V}_{\text{DS}}=15\text{V}$	-	19	30.4	nC
$\text{Q}_{\text{g}(4.5\text{V})}$	Total Gate Charge ⁵		-	9	14.4	nC
Q_{gs}	Gate-Source Charge ⁵		-	4	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge ⁵		-	3	-	nC
$\text{t}_{\text{d(on)}}$	Turn-on Delay Time ⁵	$\text{V}_{\text{DS}}=15\text{V}$ $\text{I}_D=16\text{A}$ $\text{R}_G=3\Omega$ $\text{V}_{\text{GS}}=10\text{V}$	-	8	-	ns
t_r	Rise Time ⁵		-	54	-	ns
$\text{t}_{\text{d(off)}}$	Turn-off Delay Time ⁵		-	18	-	ns
t_f	Fall Time ⁵		-	3	-	ns
C_{iss}	Input Capacitance ⁵	$\text{V}_{\text{GS}}=0\text{V}$ $\text{V}_{\text{DS}}=15\text{V}$ $f=1.0\text{MHz}$	-	1070	1712	pF
C_{oss}	Output Capacitance ⁵		-	550	-	pF
C_{rss}	Reverse Transfer Capacitance ⁵		-	30	-	pF
R_g	Gate Resistance	$f=1.0\text{MHz}$	-	2.2	4.4	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$\text{I}_S=16\text{A}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1.2	V
t_{rr}	Reverse Recovery Time ⁵	$\text{I}_S=16\text{A}, \text{V}_{\text{GS}}=0\text{V}$ $d\text{I}/dt=100\text{A}/\mu\text{s}$	-	23	-	ns
Q_{rr}	Reverse Recovery Charge ⁵		-	13	-	nC

CH-2 Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$	30	-	-	V
V_{DSt}	Drain-Source Breakdown Voltage ⁷ (transient)	$V_{\text{GS}}=0\text{V}$, $I_{\text{AS}}=80\text{A}$, $t_{\text{transient}} \leq 50\text{ns}$	36	-	-	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}$, $I_D=20\text{A}$	-	-	2.5	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}$, $I_D=12\text{A}$	-	-	3.9	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$, $I_D=250\mu\text{A}$	1.3	-	2.2	V
g_f	Forward Transconductance	$V_{\text{DS}}=5\text{V}$, $I_D=20\text{A}$	-	92	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=24\text{V}$, $V_{\text{GS}}=0\text{V}$	-	-	10	μA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}= \pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	-	-	± 0.1	μA
$Q_{\text{g}(10\text{V})}$	Total Gate Charge ⁵	$I_D=20\text{A}$	-	40	64	nC
$Q_{\text{g}(4.5\text{V})}$	Total Gate Charge ⁵	$V_{\text{DS}}=15\text{V}$	-	19	30.4	nC
Q_{gs}	Gate-Source Charge ⁵		-	9	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge ⁵		-	5	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time ⁵	$V_{\text{DS}}=15\text{V}$	-	10	-	ns
t_r	Rise Time ⁵	$I_D=20\text{A}$	-	47	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time ⁵	$R_G=3\Omega$	-	28	-	ns
t_f	Fall Time ⁵	$V_{\text{GS}}=10\text{V}$	-	6	-	ns
C_{iss}	Input Capacitance ⁵	$V_{\text{GS}}=0\text{V}$	-	2450	3920	pF
C_{oss}	Output Capacitance ⁵	$V_{\text{DS}}=15\text{V}$	-	1450	-	pF
C_{rss}	Reverse Transfer Capacitance ⁵	$f=1.0\text{MHz}$	-	50	-	pF
R_g	Gate Resistance	$f=1.0\text{MHz}$	-	1.2	2.4	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_S=20\text{A}$, $V_{\text{GS}}=0\text{V}$	-	-	1.2	V
t_{rr}	Reverse Recovery Time ⁵	$I_S=20\text{A}$, $V_{\text{GS}}=0\text{V}$	-	40	-	ns
Q_{rr}	Reverse Recovery Charge ⁵	$dI/dt=100\text{A}/\mu\text{s}$	-	38	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board, on steady-state
- 4.Surface mounted on Min. copper pad of FR4 board, on steady-state
- 5.Guaranteed by design.
- 6.Starting $T_j=25^\circ\text{C}$, $V_{\text{DD}}=30\text{V}$, $L=0.01\text{mH}$, $R_G=25\Omega$, $V_{\text{GS}}=10\text{V}$
7. $T_j=25^\circ\text{C}$. Expected voltage stress during 100% EAS test. Production datalog is not available.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

YAGEO XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

YAGEO XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.

Channel-1




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature

Channel-1




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Drain Current v.s. Case Temperature

Channel-1




Fig 13. Normalized BV_{DSS} v.s. Junction Temperature




Fig 14. Total Power Dissipation




Fig 15. Typ. Drain-Source on State Resistance

Channel-2




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature

Channel-2




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Drain Current v.s. Case Temperature

Channel-2




Fig 13. Normalized BV_{DSS} v.s. Junction Temperature




Fig 14. Total Power Dissipation






Fig 15. Typ. Drain-Source on State Resistance


MARKING INFORMATION



Package Outline : PMPAK 5x6 (DUD)



BACKSIDE VIEW



SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	0.90	1.00	1.10
b	0.33	0.42	0.51
A1	0.20	0.25	0.30
D	4.80	4.90	5.00
D2	3.61	3.79	3.96
E4	5.90	6.03	6.15
E	5.70	5.75	5.80
E2	2.02	2.22	2.42
E3	0.94	1.18	1.42
e	1.27BSC		
J	0.40	0.50	0.60
H	0.48	0.58	0.68
L	0.38	0.55	0.71

1. All dimension are in millimeters.
2. Dimension does not include burrs and mold flash/protrusions.
3. The outline schematic is not to scale and slightly different from the actual product appearance.

PMPAK 5x6 (DUD) FOOTPRINT :

