



- ▼ 100% R_g & UIS Test
- ▼ Fast Switching Characteristic
- ▼ Simple Drive Requirement
- ▼ RoHS Compliant & Halogen-Free



BV_{DSS}	650V
$R_{DS(ON)}$	0.22 Ω
I_D^6	20.5A



Description

XP65CM220E series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The TO-252 package is widely preferred for commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	650	V
V_{GS}	Gate-Source Voltage	± 20	V
V_{GS}	Gate-Source Voltage, AC ($f > 1\text{Hz}$)	± 30	V
$I_D@T_C=25^\circ\text{C}$	Drain Current, $V_{GS} @ 10V^6$	20.5	A
$I_D@T_C=100^\circ\text{C}$	Drain Current, $V_{GS} @ 10V^6$	12.9	A
I_{DM}	Pulsed Drain Current ¹	55	A
dv/dt	MOSFET dv/dt Ruggedness ($V_{DS} = 0 \dots 480V$)	20	V/ns
$P_D@T_C=25^\circ\text{C}$	Total Power Dissipation	104	W
$P_D@T_A=25^\circ\text{C}$	Total Power Dissipation ⁵	2	W
E_{AS}	Single Pulse Avalanche Energy ³	200	mJ
dv/dt	Peak Diode Recovery dv/dt^4	50	V/ns
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Value	Units
R_{thj-c}	Maximum Thermal Resistance, Junction-case	1.2	$^\circ\text{C}/\text{W}$
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient (PCB mount) ⁵	62.5	$^\circ\text{C}/\text{W}$

Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =1mA	650	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =5A	-	-	0.22	Ω
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	2	-	4	V
g _{fs}	Forward Transconductance	V _{DS} =10V, I _D =5A	-	13	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =520V, V _{GS} =0V	-	-	100	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V, V _{DS} =0V	-	-	±1	uA
Q _g	Total Gate Charge ⁷	I _D =5A	-	33	52.8	nC
Q _{gs}	Gate-Source Charge ⁷	V _{DS} =520V	-	7	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge ⁷	V _{GS} =10V	-	12	-	nC
t _{d(on)}	Turn-on Delay Time ⁷	V _{DD} =325V	-	14	-	ns
t _r	Rise Time ⁷	I _D =5A	-	13	-	ns
t _{d(off)}	Turn-off Delay Time ⁷	R _G =3.3Ω	-	67	-	ns
t _f	Fall Time ⁷	V _{GS} =10V	-	17	-	ns
C _{iss}	Input Capacitance ⁷	V _{GS} =0V	-	1380	2208	pF
C _{oss}	Output Capacitance ⁷	V _{DS} =100V	-	35	-	pF
C _{rss}	Reverse Transfer Capacitance ⁷	f=1.0MHz	-	10	-	pF
R _g	Gate Resistance	f=1.0MHz	-	9	18	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =5A, V _{GS} =0V	-	-	1.5	V
t _{rr}	Reverse Recovery Time ⁷	I _S =5A, V _{GS} =0V	-	220	-	ns
Q _{rr}	Reverse Recovery Charge ⁷	di/dt=100A/μs	-	2	-	uC

Notes:







- 1.Pulse width limited by max. junction temperature.
- 2.Pulse test
- 3.Starting T_j=25°C , V_{DD}=90V , L=100mH , R_G=25Ω , V_{GS}=10V , I_{AS}=2A
- 4.I_{SD} ≤ I_D, V_{DD} ≤ BV_{DSS}, starting T_j = 25°C
- 5.Surface mounted on 1 in² copper pad of FR4 board
- 6.Limited by max. junction temperature. Maximum duty cycle D=0.5
- 7.Guaranteed by design.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.






Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig10. Effective Transient Thermal Impedance




Fig 11. Total Power Dissipation




Fig 12. Typ. Drain-Source on State Resistance




Fig 13. Normalized BV_{DSS} v.s. Junction Temperature