


- ▼ 100% R_g & UIS Test
- ▼ Low t_{rr} / Q_{rr}
- ▼ Simple Drive Requirement
- ▼ RoHS Compliant & Halogen-Free




BV_{DS}	600V
$R_{DS(ON)}$	60m Ω
$I_D^{3,4}$	49A

Description

XP60SC060AD series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The TOLL package is a perfect solution for high power density and high power efficiency application.



Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	600	V
V_{GS}	Gate-Source Voltage	± 20	V
V_{GS}	Gate-Source Voltage, AC ($f > 1\text{Hz}$)	± 30	V
$I_D@T_C=25^\circ\text{C}$	Drain Current, $V_{GS} @ 10V^{3,4}$	49	A
$I_D@T_C=100^\circ\text{C}$	Drain Current, $V_{GS} @ 10V^{3,4}$	31	A
I_{DM}	Pulsed Drain Current ¹	130	A
dv/dt	MOSFET dv/dt Ruggedness ($V_{DS} = 0 \dots 480V$)	30	V/ns
$P_D@T_C=25^\circ\text{C}$	Total Power Dissipation	277.7	W
$P_D@T_A=25^\circ\text{C}$	Total Power Dissipation ⁷	3.12	W
E_{AS}	Single Pulse Avalanche Energy ⁵	450	mJ
dv/dt	Peak Diode Recovery dv/dt ⁶	50	V/ns
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Value	Units
R_{thj-c}	Maximum Thermal Resistance, Junction-case	0.45	$^\circ\text{C}/\text{W}$
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ⁷	40	$^\circ\text{C}/\text{W}$

Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =1mA	600	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =18A	-	-	60	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	3	-	5	V
g _{fs}	Forward Transconductance	V _{DS} =10V, I _D =18A	-	31	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =480V, V _{GS} =0V	-	-	100	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V, V _{DS} =0V	-	-	±1	uA
Q _g	Total Gate Charge ⁸	I _D =18A	-	93	149	nC
Q _{gs}	Gate-Source Charge ⁸	V _{DS} =480V	-	26	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge ⁸	V _{GS} =10V	-	42	-	nC
t _{d(on)}	Turn-on Delay Time ⁸	V _{DD} =300V	-	83	-	ns
t _r	Rise Time ⁸	I _D =18A	-	87	-	ns
t _{d(off)}	Turn-off Delay Time ⁸	R _G =25Ω	-	230	-	ns
t _f	Fall Time ⁸	V _{GS} =10V	-	60	-	ns
C _{iss}	Input Capacitance ⁸	V _{GS} =0V	-	3650	5840	pF
C _{oss}	Output Capacitance ⁸	V _{DS} =400V	-	85	-	pF
C _{rss}	Reverse Transfer Capacitance ⁸	f=1.0MHz	-	10	-	pF
R _g	Gate Resistance	f=1.0MHz	-	1.3	2.6	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =18A, V _{GS} =0V	-	-	1.5	V
t _{rr}	Reverse Recovery Time ⁸	I _S =18A, V _{GS} =0V	-	185	-	ns
Q _{rr}	Reverse Recovery Charge ⁸	di/dt=100A/μs	-	1.8	-	uC

Notes:

- 1.Pulse width limited by max. junction temperature.
- 2.Pulse test
- 3.Limited by max. junction temperature. Maximum duty cycle D=0.75
- 4.Ensure that the junction temperature does not exceed T_{Jmax}.
- 5.Starting T_j=25°C , V_{DD}=90V , L=100mH , R_G=25Ω , V_{GS}=10V , I_{AS}=3A
- 6.I_{SD} ≤ I_D, V_{DD} ≤ BV_{DSS}, starting T_J = 25°C
- 7.Surface mounted on 1 in² copper pad of FR4 board
- 8.Guaranteed by design.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics







Fig 3. On-Resistance v.s. Gate Voltage



**Fig 4. Normalized On-Resistance
v.s. Junction Temperature**



**Fig 5. Forward Characteristic of
Reverse Diode**



**Fig 6. Gate Threshold Voltage v.s.
Junction Temperature**




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform




Fig 13. Typ. Drain-Source on State Resistance






Fig 14. Total Power Dissipation

MARKING INFORMATION

Package Outline : TOLL



SYMBOLS	MIN	NOM	MAX
A	2.20	2.30	2.40
b	0.70	0.80	0.90
b1	9.70	9.80	9.90
c	0.40	0.50	0.60
D	10.28	10.38	10.58
E	9.70	9.90	10.10
E1	7.90	8.70	9.50
e	1.20BCS		
H	11.48	11.68	11.88
H1	6.75	-	7.43
L	1.40	1.90	2.10
L1	0.60	0.70	0.80
L2	0.50	0.60	0.70
α	10° REF.		

- 1.All dimension are in millimeters.
- 2.Dimension does not include burrs and mold flash/protrusions.
- 3.The outline schematic is not to scale and slightly different from the actual product appearance.

TOLL FOOTPRINT :

