

XP3A010MT

Halogen-Free Product




**DUAL N-CHANNEL ENHANCEMENT
MODE POWER MOSFET**


- ▼ Simple Drive Requirement
- ▼ Fast Switching Characteristic
- ▼ RoHS Compliant & Halogen-Free

Description

XP3A010 series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for PMPAK® 5x6 dual pad provide superior thermal performance and is design for surface mount applications.



BV_{DSS}	30V
$R_{DS(ON)}$	10.5mΩ



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	+20	V
$I_D @ T_C=25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^4$	34	A
$I_D @ T_A=25^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^{3,4}$	14.6	A
$I_D @ T_A=70^\circ\text{C}$	Drain Current, $V_{GS} @ 10\text{V}^{3,4}$	11.7	A
I_{DM}	Pulsed Drain Current ¹	80	A
$P_D @ T_A=25^\circ\text{C}$	Total Power Dissipation	3.57	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Rating	Units
R_{thj-c}	Maximum Thermal Resistance, Junction-case	6	°C/W
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	35	°C/W

Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	30	-	-	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=14\text{A}$	-	-	10.5	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=10\text{A}$	-	-	17	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\text{yA}$	1	-	3	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=14\text{A}$	-	34	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=24\text{V}, V_{\text{GS}}=0\text{V}$	-	-	25	uA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Q_{g}	Total Gate Charge	$I_{\text{D}}=10\text{A}$	-	16	25.6	nC
Q_{gs}	Gate-Source Charge	$V_{\text{DS}}=15\text{V}$	-	5	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=4.5\text{V}$	-	5.5	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DS}}=15\text{V}$	-	9	-	ns
t_{r}	Rise Time	$I_{\text{D}}=1\text{A}$	-	9	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time	$R_{\text{G}}=3.3\Omega$	-	30	-	ns
t_{f}	Fall Time	$V_{\text{GS}}=10\text{V}$	-	7	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	1830	2928	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=15\text{V}$	-	180	-	pF
C_{rss}	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	150	-	pF
R_{g}	Gate Resistance	$f=1.0\text{MHz}$	-	1	2	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_{\text{S}}=2.9\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V
t_{rr}	Reverse Recovery Time	$I_{\text{S}}=14\text{A}, V_{\text{GS}}=0\text{V},$ $dI/dt=100\text{A}/\mu\text{s}$	-	10	-	ns
			-	2.5	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board, t $\leq 10\text{sec}$; 85 °C/W on steady state.
- 4.Package limitation current is 20A .

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

YAGEO XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

YAGEO XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics






Fig 12. Gate Charge Waveform


MARKING INFORMATION



Package Outline : PMPAK 5x6 (Dual Pad)



FRONT VIEW



SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	0.80	1.00	1.20
b	0.34	0.42	0.50
C	0.54	0.76	0.97
D	4.80	4.95	5.10
D1	4.11	4.21	4.31
E	5.90	6.05	6.20
E1	5.60	5.75	5.90
E2	1.60 (ref.)		
e	1.27 (ref.)		
L	0.05	0.15	0.25
L1	0.60 (ref.)		
L2	0.60 (ref.)		
H	3.60 (ref.)		
I	0.15 (ref.)		
D2	4.80	5.15	5.50

1. All Dimension Are In Millimeters.

2. Dimension Does Not Include Mold Protrusions.

PMPAK5X6(Dual Pad,左右) FOOTPRINT :

