


- ▼ 100% R_g & UIS Test
- ▼ Simple Drive Requirement
- ▼ Low On-resistance
- ▼ RoHS Compliant & Halogen-Free




BV_{DSS}	150V
$R_{DS(ON)}$	7.4m Ω

Description

XP15NA7R4C series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The PDFN5x6-FL package used advanced package and silicon combination for ultra low on-resistance and high efficiency, special for DC-DC converters application and the foot print is compatible with SO-8 with backside heat sink and lower profile.



Absolute Maximum Ratings@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	150	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D@T_C=25^\circ\text{C}$	Drain Current, V_{GS} @ 10V ⁴ (Silicon Limited)	120	A
$I_D@T_C=25^\circ\text{C}$	Drain Current, V_{GS} @ 10V ⁴ (Package Limited)	100	A
$I_D@T_C=100^\circ\text{C}$	Drain Current, V_{GS} @ 10V	85	A
$I_D@T_A=25^\circ\text{C}$	Drain Current, V_{GS} @ 10V ³	18.6	A
$I_D@T_A=70^\circ\text{C}$	Drain Current, V_{GS} @ 10V ³	15.6	A
I_{DM}	Pulsed Drain Current ¹	400	A
$P_D@T_C=25^\circ\text{C}$	Total Power Dissipation	250	W
$P_D@T_A=25^\circ\text{C}$	Total Power Dissipation ³	6	W
E_{AS}	Single Pulse Avalanche Energy ⁶	312.5	mJ
T_{STG}	Storage Temperature Range	-55 to 175	$^\circ\text{C}$
T_J	Operating Junction Temperature Range	-55 to 175	$^\circ\text{C}$

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-c}	Maximum Thermal Resistance, Junction-case	0.6	$^\circ\text{C}/\text{W}$
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	25	$^\circ\text{C}/\text{W}$

Electrical Characteristics@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	150	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =50A	-	-	7.4	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	2	-	4	V
g _{fs}	Forward Transconductance	V _{DS} =5V, I _D =50A	-	95	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =120V, V _{GS} =0V	-	-	25	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±20V, V _{DS} =0V	-	-	±0.1	uA
Q _g	Total Gate Charge ⁵	I _D =50A	-	91	146	nC
Q _{gs}	Gate-Source Charge ⁵	V _{DS} =75V	-	23	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge ⁵	V _{GS} =10V	-	31	-	nC
t _{d(on)}	Turn-on Delay Time ⁵	V _{DS} =75V	-	23	-	ns
t _r	Rise Time ⁵	I _D =50A	-	102	-	ns
t _{d(off)}	Turn-off Delay Time ⁵	R _G =6Ω	-	76	-	ns
t _f	Fall Time ⁵	V _{GS} =10V	-	154	-	ns
C _{iss}	Input Capacitance ⁵	V _{GS} =0V	-	4450	7120	pF
C _{oss}	Output Capacitance ⁵	V _{DS} =100V	-	350	-	pF
C _{rss}	Reverse Transfer Capacitance ⁵	f=1.0MHz	-	30	-	pF
R _g	Gate Resistance	f=1.0MHz	-	0.8	1.6	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =50A, V _{GS} =0V	-	-	1.3	V
t _{rr}	Reverse Recovery Time ⁵	I _S =50A, V _{GS} =0V,	-	83	-	ns
Q _{rr}	Reverse Recovery Charge ⁵	dI/dt=100A/μs	-	220	-	nC

Notes:







- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board, t ≤10sec; 60°C/W at steady state.
- 4.Package limitation current is 100A .
- 5.Guaranteed by design.
- 6.Starting T_j=25°C , V_{DD}=50V , L=1mH , R_G=25Ω , V_{GS}=10V , I_{AS}=25A
- 7.These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175°C.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.






Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area⁷




Fig 10. Effective Transient Thermal Impedance




Fig 11. Drain Current v.s. Case Temperature




Fig 12. Transfer Characteristics




Fig 13. Typ. Drain-Source on State Resistance




Fig 14. Total Power Dissipation






Fig 15. Normalized BV_{DSS} v.s. Junction Temperature

MARKING INFORMATION

Package Outline :PDFN 5x6-FL




SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	0.80	0.90	1.00
A1	0.000	0.025	0.050
b	0.30	0.40	0.50
c	0.218 REF		
D	5.00 BSC		
D1	3.80	3.95	4.10
E	6.00 BSC		
E1	3.55	3.70	3.85
e	1.27 BSC		
L	0.50	0.60	0.70
L1	0.50	0.60	0.70
L2	0.20	0.30	0.40
K	0.95	1.10	1.25

- 1.All dimension are in millimeters.
- 2.Dimension does not include burrs and mold flash/protrusions.
- 3.The outline schematic is not to scale and slightly different from the actual product appearance.

Draw No. : M1-DT(FL)-8-I-G-v01

PDFN5x6-FL FOOTPRINT :



UNIT: mm