


- ▼ 100% R_g & UIS Test
- ▼ Simple Drive Requirement
- ▼ Ultra Low On-resistance
- ▼ RoHS Compliant & Halogen-Free




BV _{DSS}	150V
R _{DS(ON)}	3.9mΩ

Description

XP15NA3R9 series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The TOLL package is a perfect solution for high power density and high power efficiency application.



Absolute Maximum Ratings @T_j=25°C (unless otherwise specified)

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	150	V
V _{GS}	Gate-Source Voltage	+20	V
I _D @T _C =25°C	Drain Current, V _{GS} @ 10V	191	A
I _D @T _C =100°C	Drain Current, V _{GS} @ 10V	135	A
I _{DM}	Pulsed Drain Current ¹	760	A
P _D @T _C =25°C	Total Power Dissipation	333.3	W
P _D @T _A =25°C	Total Power Dissipation ³	3.75	W
E _{AS}	Single Pulse Avalanche Energy ⁵	612.5	mJ
T _{STG}	Storage Temperature Range	-55 to 175	°C
T _J	Operating Junction Temperature Range	-55 to 175	°C

Thermal Data

Symbol	Parameter	Value	Units
R _{thj-c}	Maximum Thermal Resistance, Junction-case	0.45	°C/W
R _{thj-a}	Maximum Thermal Resistance, Junction-ambient (PCB mount) ³	40	°C/W

Electrical Characteristics @ $T_j=25^{\circ}\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	150	-	-	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance ²	$V_{GS}=10V, I_D=50A$	-	-	3.9	m Ω
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2	-	4	V
g_{fs}	Forward Transconductance	$V_{DS}=5V, I_D=50A$	-	145	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=120V, V_{GS}=0V$	-	-	25	μA
I_{GSS}	Gate-Source Leakage	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 0.1	μA
Q_g	Total Gate Charge ⁴	$I_D=50A$	-	200	320	nC
Q_{gs}	Gate-Source Charge ⁴	$V_{DS}=75V$	-	50	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge ⁴	$V_{GS}=10V$	-	68	-	nC
$t_{d(on)}$	Turn-on Delay Time ⁴	$V_{DS}=75V$	-	40	-	ns
t_r	Rise Time ⁴	$I_D=50A$	-	126	-	ns
$t_{d(off)}$	Turn-off Delay Time ⁴	$R_G=6\Omega$	-	140	-	ns
t_f	Fall Time ⁴	$V_{GS}=10V$	-	160	-	ns
C_{iss}	Input Capacitance ⁴	$V_{GS}=0V$	-	9900	15840	pF
C_{oss}	Output Capacitance ⁴	$V_{DS}=100V$	-	690	-	pF
C_{rss}	Reverse Transfer Capacitance ⁴	$f=1.0\text{MHz}$	-	20	-	pF
R_g	Gate Resistance	$f=1.0\text{MHz}$	-	0.7	2	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_S=50A, V_{GS}=0V$	-	-	1.3	V
t_{rr}	Reverse Recovery Time ⁴	$I_S=50A, V_{GS}=0V$	-	105	-	ns
Q_{rr}	Reverse Recovery Charge ⁴	$di/dt=100A/\mu s$	-	345	-	nC

Notes:

1. Pulse width limited by Max. junction temperature.
2. Pulse test
3. Surface mounted on 1 in² copper pad of FR4 board
4. Guaranteed by design.
5. Starting $T_j=25^{\circ}\text{C}$, $V_{DD}=50V$, $L=1\text{mH}$, $R_G=25\Omega$, $V_{GS}=10V$, $I_{AS}=35A$
6. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=175^{\circ}\text{C}$.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area⁶




Fig 10. Effective Transient Thermal Impedance




Fig 11. Drain Current v.s. Case Temperature




Fig 12. Transfer Characteristics




Fig 13. Typ. Drain-Source on State Resistance




Fig 14. Total Power Dissipation






Fig 15. Normalized BV_{DSS} v.s. Junction Temperature

MARKING INFORMATION



Package Outline : TOLL



- 1.All dimension are in millimeters.
- 2.Dimension does not include burrs and mold flash/protrusions.
- 3.The outline schematic is not to scale and slightly different from the actual product appearance.

TOLL FOOTPRINT :

