

XP10C155YT


Halogen-Free Product



N AND P-CHANNEL ENHANCEMENT

MODE POWER MOSFET


- ▼ Simple Drive Requirement
- ▼ Good Thermal Performance
- ▼ Fast Switching Performance
- ▼ RoHS Compliant & Halogen-Free



N-CH	BV _{DSS}	100V
	R _{DS(ON)}	155mΩ
P-CH	BV _{DSS}	-100V
	R _{DS(ON)}	285mΩ

Description

XP10C155 series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.



The PMPPAK® 3x3 package is special for voltage conversion application using standard infrared reflow technique with the backside heat sink to achieve the good thermal performance.

Absolute Maximum Ratings@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Rating		Units
		N-channel	P-channel	
V _{DS}	Drain-Source Voltage	100	-100	V
V _{GS}	Gate-Source Voltage	±20	±20	V
I _D @T _C =25°C	Drain Current, V _{GS} @ 10V	6.9	-5.2	A
I _D @T _C =100°C	Drain Current, V _{GS} @ 10V	4.4	-3.3	A
I _D @T _A =25°C	Drain Current ³ , V _{GS} @ 10V	2.8	-2	A
I _D @T _A =70°C	Drain Current ³ , V _{GS} @ 10V	2.2	-1.6	A
I _{DM}	Pulsed Drain Current ¹	10	-10	A
P _D @T _A =25°C	Total Power Dissipation	2.5		W
T _{STG}	Storage Temperature Range	-55 to 150		°C
T _J	Operating Junction Temperature Range	-55 to 150		°C

Thermal Data

Symbol	Parameter	Value	Unit
R _{thj-c}	Maximum Thermal Resistance, Junction-case	8	°C/W
R _{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	50	°C/W

N-CH Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	100	-	-	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=2\text{A}$	-	-	155	$\text{m}\Omega$
		$V_{\text{GS}}=5\text{V}, I_{\text{D}}=1\text{A}$	-	-	180	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.4	-	3	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=2\text{A}$	-	8	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=80\text{V}, V_{\text{GS}}=0\text{V}$	-	-	25	uA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Q_{g}	Total Gate Charge	$I_{\text{D}}=2\text{A}$	-	12	19.2	nC
Q_{gs}	Gate-Source Charge	$V_{\text{DS}}=50\text{V}$	-	4	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=10\text{V}$	-	1.8	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DS}}=50\text{V}$	-	8	-	ns
t_{r}	Rise Time	$I_{\text{D}}=1\text{A}$	-	4	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time	$R_{\text{G}}=3.3\Omega$	-	16	-	ns
t_{f}	Fall Time	$V_{\text{GS}}=10\text{V}$	-	7	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	750	1200	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=50\text{V}$	-	28	-	pF
C_{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	20	-	pF
R_{g}	Gate Resistance	f=1.0MHz	-	1.2	2.4	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_{\text{S}}=2\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V
t_{rr}	Reverse Recovery Time	$I_{\text{S}}=2\text{A}, V_{\text{GS}}=0\text{V}$	-	22	-	ns
			-	21	-	nC

P-CH Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_{\text{D}}=-250\mu\text{A}$	-100	-	-	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=-10\text{V}$, $I_{\text{D}}=-2\text{A}$	-	-	285	$\text{m}\Omega$
		$V_{\text{GS}}=-5\text{V}$, $I_{\text{D}}=-1\text{A}$	-	-	350	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$, $I_{\text{D}}=-250\mu\text{A}$	-1.4	-	-3	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=-10\text{V}$, $I_{\text{D}}=-2\text{A}$	-	7	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=-80\text{V}$, $V_{\text{GS}}=0\text{V}$	-	-	-25	uA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge	$I_{\text{D}}=-2\text{A}$	-	16	25.6	nC
Q_{gs}	Gate-Source Charge	$V_{\text{DS}}=-50\text{V}$	-	4	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=-10\text{V}$	-	3	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DS}}=-50\text{V}$	-	11	-	ns
t_r	Rise Time	$I_{\text{D}}=-1\text{A}$	-	4	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time	$R_G=3.3\Omega$	-	27	-	ns
t_f	Fall Time	$V_{\text{GS}}=-10\text{V}$	-	6	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	920	1472	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=-50\text{V}$	-	34	-	pF
C_{rss}	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	24	-	pF
R_g	Gate Resistance	$f=1.0\text{MHz}$	-	7	14	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{SD}	Forward On Voltage ²	$I_{\text{S}}=-2\text{A}$, $V_{\text{GS}}=0\text{V}$	-	-	-1.2	V
t_{rr}	Reverse Recovery Time	$I_{\text{S}}=-2\text{A}$, $V_{\text{GS}}=0\text{V}$	-	22	-	ns
			-	23	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board, t \leq 10sec, 90°C/W at steady state.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

YAGEO XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

YAGEO XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.

N-Channel




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature

N-Channel




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform




Fig 12. Gate Charge Waveform

P-Channel




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature

P-Channel




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform





Fig 12. Gate Charge Waveform

MARKING INFORMATION



Part Number


Date Code (YWWSSS)

Y : Last Digit Of The Year

WW : Week


SSS : Sequence

Package Outline : PMPAK 3x3 (Dual Pad)



FRONTSIDE VIEW


SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	0.65	0.80	1.05
A1	-----	-----	0.15
b	0.20	0.35	0.50
C	0.10	0.15	0.25
D	2.85	3.30	3.60
D1	2.85	3.10	3.40
E	2.85	3.30	3.60
E1	2.85	3.10	3.40
E2	1.45	1.75	2.05
E3	0.10	0.20	0.30
e	0.65 (ref.)		
L	0.15	0.40	0.50
L1	0.15	0.50	0.70
K	0.20	0.38	0.65
K1	0.10	0.25	0.45
I	-----	-----	0.15



1. All Dimension Are In Millimeters.

2. Dimension Does Not Include Mold Protrusions.

PMPPAK3X3(Dual Pad) FOOTPRINT :



UNIT: mm