

XP10C036LMT


Halogen-Free Product



N AND P-CHANNEL ENHANCEMENT

MODE POWER MOSFET

- ▼ Simple Drive Requirement
- ▼ Good Thermal Performance
- ▼ Fast Switching Performance
- ▼ RoHS Compliant & Halogen-Free




N-CH	BV _{DSS}	100V
	R _{DS(ON)}	36mΩ
P-CH	BV _{DSS}	-100V
	R _{DS(ON)}	60mΩ

Description

XP10C036L series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The PMPAK® 5x6 package is special for voltage conversion application using standard infrared reflow technique with the backside heat sink to achieve the good thermal performance.



PMPAK® 5x6

Absolute Maximum Ratings@T_j=25°C(unless otherwise specified)

Symbol	Parameter	Rating		Units
		N-channel	P-channel	
V _{DS}	Drain-Source Voltage	100	-100	V
V _{GS}	Gate-Source Voltage	+20	+20	V
I _D @T _C =25°C	Drain Current, V _{GS} @ 10V	18.4	-14.6	A
I _D @T _A =25°C	Drain Current, V _{GS} @ 10V ³	7.6	-6	A
I _D @T _A =70°C	Drain Current, V _{GS} @ 10V ³	6.3	-5	A
I _{DM}	Pulsed Drain Current ¹	30	-30	A
P _D @T _A =25°C	Total Power Dissipation	4.28		W
T _{STG}	Storage Temperature Range	-55 to 175		°C
T _J	Operating Junction Temperature Range	-55 to 175		°C

Thermal Data

Symbol	Parameter	Rating		Units
		N-channel	P-channel	
R _{thj-c}	Maximum Thermal Resistance, Junction-case	6	6	°C/W
R _{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	35	35	°C/W

N-CH Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	100	-	-	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=6\text{A}$	-	-	36	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=3\text{A}$	-	-	60	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.3	-	2.5	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=6\text{A}$	-	12	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=80\text{V}, V_{\text{GS}}=0\text{V}$	-	-	25	uA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 0.1	uA
Q_g	Total Gate Charge ⁴	$I_{\text{D}}=6\text{A}$	-	12.5	20	nC
Q_{gs}	Gate-Source Charge ⁴	$V_{\text{DS}}=50\text{V}$	-	1.6	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge ⁴	$V_{\text{GS}}=10\text{V}$	-	5	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time ⁴	$V_{\text{DS}}=50\text{V}$	-	6	-	ns
t_r	Rise Time ⁴	$I_{\text{D}}=1\text{A}$	-	8.5	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time ⁴	$R_{\text{G}}=5.1\Omega$	-	19	-	ns
t_f	Fall Time ⁴	$V_{\text{GS}}=10\text{V}$	-	33	-	ns
C_{iss}	Input Capacitance ⁴	$V_{\text{GS}}=0\text{V}$	-	395	632	pF
C_{oss}	Output Capacitance ⁴	$V_{\text{DS}}=80\text{V}$	-	77	-	pF
C_{rss}	Reverse Transfer Capacitance ⁴	f=1.0MHz	-	10	-	pF
R_g	Gate Resistance	f=1.0MHz	-	0.5	1.25	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_{\text{S}}=3.3\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.3	V
t_{rr}	Reverse Recovery Time ⁴	$I_{\text{S}}=6\text{A}, V_{\text{GS}}=0\text{V}$	-	33	-	ns
			-	26	-	nC

P-CH Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-100	-	-	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-4\text{A}$	-	-	60	$\text{m}\Omega$
		$V_{\text{GS}}=-6\text{V}, I_{\text{D}}=-3\text{A}$	-	-	98	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-2	-	-4	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=-10\text{V}, I_{\text{D}}=-4\text{A}$	-	10	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=-80\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-25	μA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 0.1	μA
Q_g	Total Gate Charge ⁴	$I_{\text{D}}=-4\text{A}$	-	25	40	nC
Q_{gs}	Gate-Source Charge ⁴	$V_{\text{DS}}=-50\text{V}$	-	5.5	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge ⁴	$V_{\text{GS}}=-10\text{V}$	-	8	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time ⁴	$V_{\text{DS}}=-50\text{V}$	-	14	-	ns
t_r	Rise Time ⁴	$I_{\text{D}}=-1\text{A}$	-	9	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time ⁴	$R_{\text{G}}=3.3\Omega$	-	29	-	ns
t_f	Fall Time ⁴	$V_{\text{GS}}=-10\text{V}$	-	50	-	ns
C_{iss}	Input Capacitance ⁴	$V_{\text{GS}}=0\text{V}$	-	1140	1824	pF
C_{oss}	Output Capacitance ⁴	$V_{\text{DS}}=-80\text{V}$	-	205	-	pF
C_{rss}	Reverse Transfer Capacitance ⁴	$f=1.0\text{MHz}$	-	15	-	pF
R_g	Gate Resistance	$f=1.0\text{MHz}$	-	1.8	3.6	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_{\text{S}}=-3.3\text{A}, V_{\text{GS}}=0\text{V}$	-	-	-1.3	V
t_{rr}	Reverse Recovery Time ⁴	$I_{\text{S}}=-4\text{A}, V_{\text{GS}}=0\text{V},$	-	55	-	ns
			-	153	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board, t \leq 10sec ; 85°C/W at steady state.
- 4.Guaranteed by design.
- 5.These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{\text{J(MAX)}}=175^\circ\text{C}$.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

YAGEO XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

YAGEO XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.

N-Channel




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature

N-Channel




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area⁵




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Drain Current v.s. Ambient Temperature

N-Channel




Fig 13. Normalized BV_{DSS} v.s. Junction Temperature




Fig 14. Total Power Dissipation




Fig 15. Typ. Drain-Source on State Resistance

P-Channel




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature

P-Channel




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area⁵




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Drain Current v.s. Ambient Temperature

P-Channel




Fig 13. Normalized BV_{DSS} v.s. Junction Temperature




Fig 14. Total Power Dissipation






Fig 15. Typ. Drain-Source on State Resistance


MARKING INFORMATION



Package Outline : PMPAK 5x6 (Dual Pad)



FRONT VIEW



SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	0.80	1.00	1.20
b	0.34	0.42	0.50
C	0.54	0.76	0.97
D	4.80	4.95	5.10
D1	4.11	4.21	4.31
E	5.90	6.05	6.20
E1	5.60	5.75	5.90
E2	1.60 (ref.)		
e	1.27 (ref.)		
L	0.05	0.15	0.25
L1	0.60 (ref.)		
L2	0.60 (ref.)		
H	3.60 (ref.)		
I	0.15 (ref.)		
D2	4.80	5.15	5.50

1. All Dimension Are In Millimeters.

2. Dimension Does Not Include Mold Protrusions.

PMPAK5X6(Dual Pad,左右) FOOTPRINT :

