WESTERN DIGITAL

WD4200/WD4210 Single-Chip N-Channel Microcontrollers

FEATURES

- Low cost
- Powerful instruction set
- IK x 8 ROM, 64 x 4 RAM
- 23 I/O lines (WD4200)
- True vectored interrupt, plus restart
- Three-level subroutine stack
- 4.0 µs instruction time
- Single supply operation (4.5V to 6.3V)
- Internal time-base counter for real-time processing
- Internal binary counter register with serial I/O capability
- General purpose and TRI-STATE® outputs
- TTL/CMOS compatible in and out
- · LED direct drive outputs
- MICROBUS[™] compatible
- Software/hardware compatible with other members of WD4200 family
- Extended temperature range device available (-40°C to +85°C)

GENERAL DESCRIPTION

The WD4200 and WD4210 Single-Chip N-Channel Microcontrollers are members of the Control Oriented Processor family, fabricated using N-channel, silicon gate MOS technology. They are complete microcomputers containing all system timing, internal logic, ROM, RAM and I/O necessary to implement dedicated control functions in a variety of applications. Features include single supply operation, a variety of output configuration options, with an instruction set, internal architecture and I/O scheme designed to facilitate keyboard input, display output and BCD data manipulation. The WD4210 is identical to the WD4200, except with 19 I/O lines instead of 23. They are an appropriate choice for use in numerous human interface control environments. Standard test procedures and reliable high-density fabrication techniques provide the medium to large volume customers with a customized Control Oriented Processor at a low end-product cost.

SECT

0 N



	PIN DESCRIPTION
L7-L0	8 bidirectional I/O ports with TRI-STATE®
G3-G0	4 bidirectional I/O ports
D3-D0	4 general purpose outputs
IN3-IN0	4 general purpose inputs (WD4200 only)
SI	Serial input (or counter input)
SO	Serial output (or general purpose
	output)
SK	Logic-controlled clock (or general
	purpose output)
CKI	System oscillator input
СКО	System Oscillator output (or general
	purpose input or RAM power supply)
RESET	System reset input
VCC	Power supply
GND	Ground

FUNCTIONAL DESCRIPTION

A block diagram of the WD4200 is given on page 1. Data paths are illustrated in simplified form to depict how the various logic elements communicate with each other in implementing the instruction set of the device. Positive logic is used. When a bit is set, it is logic "1" (greater than 2 volts). When a bit is reset, it is a logic "0" (less than 0.8 volts).

Program Memory

Program Memory consists of a **1,024-byte ROM**. As can be seen by an examination of WD4200/4210 instruction set, these words may be program instructions, program data or ROM addressing data. Because of the special characteristics associated with the JP, JSRP, JID and LQID instructions, ROM must often be thought of as being organized into 16 pages of 64 words each.

ROM addressing is accomplished by a **10-bit PC** register. Its binary value selects one of the 1,024 8-bit words contained in ROM. A new address is loaded into the PC register during each instruction cycle. Unless the instruction is a transfer of control instruction, the PC register is loaded with the next sequential 10-bit binary count value. Three levels of subroutine nesting are implemented by the **10-bit** subroutine save registers, SA, SB and SC, providing a last-in, first-out (LIFO) hardware subroutine stack.

ROM instruction words are fetched, decoded and executed by the Instruction Decode, Control and Skip Logic circuitry.

Data Memory

Data Memory consists of a **256-bit RAM**, organized as four data registers of 16 4-bit digits. RAM addressing is implemented by a **6-bit B** register whose upper two bits (Br) select one of four data registers and lower 4 bits (Bd) select one of 16 4-bit digits in the selected data register. While the 4-bit contents of the selected **RAM digit (M)** is usually loaded into or from, or exchanged with, the A register (accumulator), it may also be loaded into or from the Q latches or loaded from the L ports. RAM addressing may also be performed directly by the LDD and XAD instructions based upon the 6-bit contents of the operand field of these instructions. The Bd register also serves as a source register for 4-bit data sent directly to the D outputs.

Internal Logic

The 4-bit **A register** (accumulator) is the source and destination register for most I/O, arithmetic, logic and data memory access operations. It can also be used to load the Br and Bd portions of the B register, to load and input four bits of the 8-bit Q latch data, to input four bits of the 8-bit L I/O port data and to perform data exchanges with the SIO register.

A 4-bit adder performs the arithmetic and logic functions of the WD4200/4210, storing its results in A. It also outputs a carry bit to the 1-bit C register, most often employed to indicate arithmetic overflow. The C register, in conjunction with XAS instruction and the EN register, also serves to control the SK output. C can be outputted directly to SK or can enable SK to be a sync clock each instruction cycle time (see XAS instruction and EN register description below).

Four general-purpose inputs, IN₃-IN₀, are provided; IN₁, IN₂ and IN₃ may be selected, by a mask-programmable option, as Read Strobe, Chip Select and Write Strobe inputs, respectively, for use in MICROBUSTM applications.

The **D register** provides four general-purpose outputs and is used as the destination register for the 4-bit contents of Bd.

The **G register** contents are outputs to four generalpurpose bidirectional I/O ports. G_0 may be maskprogrammed as an output for MICROBUSTM applications.

The **Q** register is an internal, latched, 8-bit register, used to hold data loaded to or from M and A, as well as 8-bit data from ROM. Its contents are output to the L I/O ports when the L drivers are enabled under program control (see LEI instruction). With the MICROBUSTM option selected, Q can also be loaded with the 8-bit contents of the L I/O ports upon the occurrence of a write strobe from the host CPU.

The **eight L drivers**, when enabled, output the contents of latched Q data to the L I/O ports. Also, the contents of L may be read directly into A and M. As explained above, the MICROBUSTM option allows L I/O port data to be latched into the Q register. L I/O ports can be directly connected to the segments of a multiplexed LED display (using the LED Direct Drive output configuration option) with

Q data being outputted to the Sa-Sg and decimal point segments of the display.

The **SIO register** functions as a 4-bit serial-in/serialout shift register or as a binary counter depending on the contents of the EN register (see EN register description below). Its contents can be exchanged with A, allowing it to input or output a continuous serial data stream. SIO may also be used to provide additional parallel I/O by connecting SO to external serial-in/serial-out shift registers. For example of additional parallel output capacity, see Application No. 2.

The **EN register** is an internal 4-bit register loaded under program control by the LEI instruction. The state of each bit of this register selects or deselects the particular feature associated with each bit of the EN register (EN_3-EN_0) .

- 1. The least significant bit of the enable register, ENn, selectes the SIO register as either a 4-bit shift register or a 4-bit binary counter. With EN0 set, SIO is an asynchronous binary counter, decrementing its value by one upon each lowgoing pulse ("1" to "0") occurring on the SI input. Each pulse must be at least two instruction cycles wide. SK outputs the value of C upon execution of XAS and remains the same until the execution of another XAS instruction. The SO output is equal to the value of EN3. With EN0 reset, SIO is a serial shift register shifting left each instruction cycle time. The data present at SI goes into the least significant bit of SIO. SO can be enabled to output the most significant bit of SIO each cycle time (see 4 below). The SK output becomes a logic-controlled clock, providing a SYNC signal each instruction time. It will start outputting a SYNC pulse upon the execution of an XAS instruction with C = 1, stopping upon the execution of a subsequent XAS with C = 0.
- With EN1 set the IN1 input is enabled as an interrupt input. Immediately following an interrupt, EN1 is reset to disable further interrupts.

- With EN2 set, the L drivers are enabled to output the data in Q to the L I/O ports. Resetting EN2 disables the L drivers, placing the L I/O ports in a high-impedance input state. If the MICROBUS™ option is being used, EN2 does not affect the L drivers.
- 4. EN3, in conjunction with EN0, affects the SO output. With EN0 set (binary counter option selected) SO will output the value loaded into EN3. With EN0 reset (serial shift register option selected), setting EN3 enables SO as the output of the SIO shift register, outputting serial shifted data each instruction time. Resetting EN3 with the serial shift register output: data continues to be shifted through SIO and can be exchanged with A via an XAS instruction but SO remains reset to "0". The table below provides a summary of the modes associated with EN3 and EN0.

Interrupt

The following features are associated with the IN1 interrupt procedure and protocol and must be considered by the programmer when utilizing interrupts.

- a. The interrupt, once acknowledged as explained below, pushes the next sequential program counter address (PC + 1)onto the stack, pushing in turn the contents of the other subroutine-save register to the next lower level (PC+1 → SA → SB → SC). Any previous contents of SC are lost. The program counter is set to hex address 0FF (the last word of page 3) and EN₁ is reset.
- b. An interrupt will be acknowledged only after the following conditions are met:
 - 1) EN1 has been set.
 - A low-going pulse ("1" to "0") of at least two instruction cycles wide occurs on the IN1 input.
 - 3) A currently executing instruction has been completed.



EN3	EN0	SIO	SI	so	SK AFTER XAS
0	0	Shift Register	Input to Shift Register	0	If C = 1, SK = SYNC If C = 0, SK = 0
1	0	Shift Register	Input to Shift Register	Serial Out	If C = 1, SK = SYNC If C = 0, SK = 0
0	1	Binary Counter	Input to Binary Counter	0	If C = 1, SK = 1 If C = 0, SK = 0
1		Binary Counter	Input to Binary Counter		If C = 1, SK = 1 If C = 0, SK = 0

ENABLE REGISTER MODES - BITS EN3 AND EN0

- 4) All successive transfer of control instructions and successive LBIs have been completed (e.g., if the main program is executing a JP instruction which transfers program control to another JP instruction, the interrupt will not be acknowledged until the second JP instruction has been executed.
- c. Upon acknowledgement of an interrupt, the skip logic status is saved and later restored upon the execution of a subsequent RET instruction. For example, if an interrupt occurs during the execution of ASC (Add with Carry, Skip on Carry) instruction which results in carry, the skip logic status is saved and program control is transferred to the interrupt servicing routine at hex address 0FF. At the end of the interrupt routine, a RET instruction is executed to "pop" the stack and return program control to the instruction following the original ASC. At this time, the skip logic is enabled and skips this instruction because of the previous ASC carry. Since, as explained above, it is the RET instruction which enables the previously saved status of the skip logic, subroutines should not be nested within the interrupt servicing routine since their RET instruction will enable any previously saved main program skips, interfering with the orderly execution of the interrupt routine.
- d. The first instruction of the interrupt routine at hex address 0FF must be a NOP.
- e. A LEI instruction can be put immediately before the RET to re-enable interrupts.

MICROBUS™ Interface

The WD4200 has an option which allows it to be used as a peripheral microprocessor device, inputting and outputting data from and to a host microprocessor (µP). IN1, IN2, and IN3 general purpose inputs become MICROBUS™ compatible readstrobe, chip-select, and write-strobe lines, respectively. IN 1 becomes RD - a logic "0" on this input will cause Q latch data to be enabled to the L ports for input to the μ P. IN₃ becomes \overline{CS} — a logic "0" on this line selects the WD4200 as the μ P peripheral device by enabling the operation of the RD and WR lines and allows for the selection of one of several periopheral components. IN₃ becomes WR - a logic "0" on this line will write bus data from the L ports to the Q latches for input to the WD4200. Go becomes INTR a "ready" output, reset by a write pulse from the μ P on the WR line, providing the "hand-shaking" capability necessary for asynchronous data transfer between the host CPU and the WD4200.

This option has been designed for compatibility with National's MICROBUS™— a standard interconnect system for 8-bit parallel data transfer between MOS/ LSI CPUs and interfacing devices. (See MICROBUS™, National Publication.) The functioning and timing relationships between the WD4200 signal lines affected by this option are as specified for the MICROBUS™ interface, and are given in the AC electrical characteristics and shown in the timing diagrams (figures 11 and 12). Connection of the WD4200 to the MICROBUS™ is shown in MICROBUS™ Option interconnect illustration.

Initialization

The Reset Logic, internal to the WD4200/4210 will initialize (clear) the device upon power-up if the power supply rise time is less than 1 ms and greater than 1 μ s. If the power supply rise time is greater than 1 ms, the user must provide an external RC network and diode to the RESET pin as shown below. The RESET pin is configured as a Schmitt trigger input. If not used it should be connected to V_{CC}. Initialization will occur whenever a logic "0" is applied to the RESET input, provided it stays low for at least two instruction cycle times.

Upon initialization, the PC register is cleared to 0 (ROM address 0) and the A, B, C, D, EN, and G registers are cleared. The SK output is enabled as a SYNC output, providing a pulse each instruction cycle time. Data Memory (RAM) must be cleared by the user's program. The first instruction at address 0 must be a CLRA.





MICROBUS™ OPTION INTERCONNECT



Figure 4 POWER-UP CLEAR CIRCUITS

Oscillator

There are four basic clock oscillator configurations available as shown below.

- a. Crystal Controlled Oscillator. CKI and CKO are connected to an external crystal. The instruction cycle time equals the crystal frequency divided by 16 (optional by 8).
- b. External Oscillator. CKI is configured as a TTL compatible input accepting an external clock signal. The external frequency is divided by 16 (optional by 8 or 4) to give the instruction cycle time. CKO is now available to be used as the RAM power supply (V_R) or as a general purpose input.
- c. RC Controlled Oscillator. CKI is configured as a single pin RC controlled Schmitt trigger oscillator. The instruction cycle equals the oscillation frequency divided by 4. CKO is available for nontiming functions.
- d. Externally Synchronized Oscillator. Intended for use in multi-WD systems, CKO is programmed to function as an input connected to the SK out-

put of another WD4200/4210 with CKI connected as shown. In this configuration, the SK output connected to CKO must provide a SYNC (instruction cycle) signal to CKO, thereby allowing synchronous data transfer between the WDs using only the SI and SO serial I/O pins in conjunction with the XAS instruction. Note that on power-up SK is automatically enabled as a SYNC output (see Functional Description, Iniitalization, above).

CKO Pin Options

In a crystal controlled oscillator system, CKO is used as an **output to the crystal network**. As an option CKO can be a **general purpose input**, read into bit 2 of A (accumulator) upon execution of an INIL instruction. As another option, CKO can be a **RAM power supply** pin (V_R), allowing its connection to be a standby/backup power supply to maintain the integrity of RAM data with minimum power drain when the main supply is inoperative or shut down to conserve power. Using either option is appropriate in applications where the WD4200/4210 system timing configuration does not require use of the CKO pin.



Figure 5 WD4200/4210 OSCILLATOR

I/O Options

WD4200/4210 outputs have the following optional configurations, illustrated below.

- a. Standard. An enhancement-mode device to ground in conjunction with a depletion-mode device to V_{CC} compatible with TLL and CMOS input requirements.
- b. Open-Drain. An enhancement-mode device to ground only, allowing external pull-up as required by the user's application.
- c. **Push-Pull.** An enhancement-mode device to ground in conjunction with a depletion-mode device paralleled by an enhancement-mode device to V_{CC} . This configuration has been provided to allow for fast rise and fall times when driving capacitive loads.
- d. LED Direct Drive. An enhancement-mode device to ground and to V_{CC}, meeting the typical current sourcing requirements of the segments of an LED display. The sourcing device is clamped to limit current flow. These devices may be turned off under program control (see Functional Description, EN Register), placing the outputs in a high-impedance state to provide required LED segment blanking for a multiplexed display.
- e. TRI-STATE[®] Push-Pull. An enhancement-mode device to ground and V_{CC} intended to meet the requirements associated with the MICROBUS^{**} option. These outputs are TRI-STATE[®] outputs, allowing for connection of these outputs to a data bus shared by other bus drivers.

WD4200/4210 inputs have the following optional configurations:

- f. An on-chip depletion load device to V_{CC}.
- g. A Hi-Z input which must be driven to a "1" or "0" by external components.

The above input and output configurations share common enhancement-mode and depletion-mode devices. Specifically, all configurations use one or more of six devices (numbered 1-6, respectively). Minimum and maximum current (I_{OUT} and V_{OUT}) and V_{OUT} and v_{OUT}

The SO, SK outputs can be configured as shown in A, B, or C. The D and G outputs can be configured as shown in A or B. Note that when inputting data to the G ports, the G outputs should be set to "1". The L outputs can be configured as A, B, D, or E.

An important point to remember if using configuration A or D with the L drivers is that even when the L drivers are disabled, the depletion load device will source a small amount of current.

WD4210

If the WD4200 is bonded as a 24-pin device, it becomes the WD4210, illustrated in figure 1, WD4200/ 4210 Connection Diagrams. Note that the WD4210 does not contain the four general purpose IN inputs (IN₃-IN₀). Use of this option precludes, of course use of the IN options, interrupt feature, and the MICROBUSTM option which uses IN₁-IN₃. All other options are available for the WD4210.



Figure 6 OUTPUT CONFIGURATIONS





WD4200/4210 INSTRUCTION SET

Table 1 is a symbol table providing internal architecture, instruction operand, and operational symbols used in the instruction set table. Table 2 provides the mnemonic, operand, machine code, data flow, skip conditions, and description associated with each instruction in the WD4200/4210 instruction set.

Symbol	Definition	Symbol	Definition
IN	TERNAL ARCHITECTURE SYMBOLS	41	
Α	4-bit Accumulator	d	4-bit Operand Field, 0-15 binary (RAM
В	6-bit RAM Address Register	in the second	Digit Select)
Br	Upper 2 bits of B (register address)	r	2-bit Operand Field, 0-3 binary (RAM
Bd	Lower 4 bits of B (digit address)		Register Select)
C	1-bit Carry Register	a	10-bit Operand Field, 0-1023 binary
D	4-bit Data Output Port		(ROM Address)
EN	4-bit Enable Register	y	4-bit Operand Field, 0-15 binary
G	4-bit Register to latch data for G I/O Port	1000	(Immediate Data)
IL	Two 1-bit Latches associated with the IN3	RAM(s)	Content and RAM location addressed by s
	or IN0 Inputs	ROM(t)	Content and ROM location addressed by t
IN	4-bit Input Port		
L	8-bit TRI-STATE® I/O Port		
M	4-bit contents of RAM Memory Pointed to		OPERATIONAL SYMBOLS
	by B Register	12 32 32	
PC	10-bit ROM Address Register (program	+	Plus
	counter)		Minus
Q	8-bit Register to latch data for L I/O Port	\rightarrow	Replaces
SA	10-bit Subroutine Save Register A	↔	Is exchanged with
SB	10-bit Subroutine Save Register B	=	Is equal to
SC	10-bit Subroutine Save Register C	Ā	The ones complement of A
SIO	4-bit Shift Register and Counter	0	Exclusive-OR
SK	Logic-Controlled Clock Output	:	Range of values

TABLE 1. WD4200/4210 INSTRUCTION SET TABLE SYMBOLS

TABLE 2. WD4200/4210 INSTRUCTION SET TABLE (Note 1)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
AR	ITHMET		STRUCTIONS			
ASC		30	00110000	$A + C + RAM(B) \rightarrow A$ Carry $\rightarrow C$	Carry	Add with Carry, Skip on Carry
ADD		31	00110001	$A + RAM(B) \rightarrow A$	None	Add A to RAM
ADT		4A	010010101	$A + 10_{10} \rightarrow A$	None	Add Ten to A
AISC	у	5-	0101 y	A + y → A	Carry	Add Immediate, Skip on Carry ($y \neq 0$)
CASC		10	00010000	$\overline{A} + RAM(B) + C \rightarrow A$ Carry $\rightarrow C$	Carry	Complement and Add with Carry, Skip on Carry
CLRA		00	000000000	0 → A	None	Clear A
COMP		40	<u>0 1 0 0 10 0 0 0</u> j	$\overline{A} \to A$	None	Ones complement of A to A
NOP		44	01000100	None	None	No Operation
RC		32	00110010	"0" → C	None	Reset C
SC		22	00100010	"1" → C	None	Set C
XOR		02	0000100101	A ⊕ RAM(B) → A	None	Exclusive-OR A with RAM

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
TRANS	FER OF	CON	TROL INSTRUCTION	S		
JID		FF	<u> 1 1 1 1 1 1</u>	ROM (PC9:8, A, M) → PC7:0	None	Jump Indirect (Note 3)
JMP	a	6_		a → PC	None	Jump
		-	<u> </u>		관계관계관	
JP	a		(Pages 2, 3 only) or	a → PC6:0	None	Jump within Page (Note 4)
			(all other pages)	a → PC _{5:0}		
JSRP	a	 	10 a5:0	PC + 1 → SA → SB → SC $0010 \rightarrow PC_{9:6}$ a → PC _{5:0}	None	Jump to Subroutine Page (Note 5)
JSR	а	6_ 	$\begin{bmatrix} 0 & 1 & 1 & 0 & 1 & 0 & a_9:8 \\ a_{7:0} & \end{bmatrix}$	$PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC$ $a \rightarrow PC$	None	Jump to Subroutine
RET		48	0 1 0 0 1 0 0 0	$SC \rightarrow SB \rightarrow SA \rightarrow PC$	None	Return from Subroutine
RETSK		49	01001001	SC → SB → SA → PC	Always Skip on Return	Return from Subroutine then Skip
MEMO	RY REF	EREN	CE INSTRUCTIONS			
CAMQ		33 3C		$A \rightarrow Q7:4$ RAM(B) $\rightarrow Q_{3:0}$	None	Copy A, RAM to Q
СОМА		33 2C		$\begin{array}{c} Q_{7:4} \rightarrow RAM(B) \\ Q_{3:0} \rightarrow A \end{array}$	None	Copy Q to RAM, A
LD	r	_5	00 r 0101	$RAM(B) \to A$ $BR^{\Theta} r \to Br$	None	Load RAM into A, Exclusive-OR Br with r
LDD	r, d	23	00100011 00 r d	RAM(r,d) → A	None	Load A with RAM pointed to directly by r, d
LQID		BF		$\begin{array}{l} ROM(PC_{9:8},A,M)\toQ\\ SB\toSC \end{array}$	None	Load Q Indirect (Note 3)
RMB	0	4C	01001100	$0 \rightarrow \text{RAM}(B)_0$	None	Reset RAM Bit
	1	45	01000101	$0 \rightarrow \text{RAM(B)}_1$		
	2	42	0100010	$0 \rightarrow RAM(B)_2$		
	3	43	0 1 0 0 0 0 1 1	$0 \rightarrow RAM(B)_3$		
SMB	0	4D	01001101	$1 \rightarrow \text{RAM}(B)_0$	None	Set RAM Bit
	1	47	01000111	$1 \rightarrow \text{RAM(B)}_1$		Second States
	2	46	01000110	$1 \rightarrow \text{RAM(B)}_2$		
	3	48		1 → RAM(B)3		

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
MEMOR	Y REF	EREN	CE INSTRUCTIONS (Continued)		Senangan peringan p
STII	у	7_	<u> 0 1 1 1 y</u>	$y \rightarrow RAM(B)$ Bd + 1 \rightarrow Bd	None	Store Memory Immedi- ate and Increment Bd
x	r	_6	<u> 00 r 0110</u>	RAM(B) ↔ A	None	Exchange RAM with A, Exclusive OR Br with r
XAD	r, d	23	00100011	RAM(r,d) ↔ A	None	Exchange A with RAM pointed to directly by r, d
XDS	, r	_7		RAM(B) ↔ A Bc - 1 → Bd Brear → Br	Bd decre- ments past 0	Exchange RAM with A and Decrement Bd, Exclusive-OR br with r
xis	r	_4	100 r 0100	$\begin{array}{rcl} RAM(B) \leftrightarrow & A \\ Bd+1 \rightarrow & Bd \\ Br \oplus & r \rightarrow & Br \end{array}$	Bd incre- ments past 15	Exchange RAM with A and Increment Bd, Exclusive-OR Br with r
REGIST	ER RE	FERE				
САВ		50	0 1 0 1 0 0 0 0	A → Bd	None	Copy A to Bd
СВА		4E	01001110	BD → A	None	Copy Bd to A
LBI	r, d		0 0 r (d) (d = 0, 9:15) or	r,d → B	Skip until not a LBI	Load B Immediate with r, d (Note 6)
		33 				A set of the set of
LEI	у	33 6	0 0 1 1 0 0 1 1 0 1 1 0 v	y→ EN	None	Load EN Immediate (Note 7)
XABR		12	00010010	$A \leftrightarrow Br(0, 0 \rightarrow A_3, A_2)$	None	Exchange A with Br
TEST IN	ISTRU	CTIOI	NS		Contract of Contra	
SKC		20	00100000		C = "1"	Skip if C is True
SKE	3000	21	00100001		A = (RAM(B)	Skip if A Equals RAM
SKGZ		33 21			G _{3:0} =0	Skip if G is Zero (all 4 bits)
SKGBZ		33	00110011	1st byte		Skip if G Bit is Zero
	0	01	00000001		Gn = 0	
	1	11	00010001		G1 = 0	
	2	03	00000011	2nd byte	G2 = 0	
	3	13	00010011		G3 = 0	
SKMBZ	0	01	00000001		$RAM(B)_0 = 0$	Skip if RAM Bit is Zero
	1	11	00010001		RAM(B)1 = 0	
	2	03	00000011		$RAM(B)_2 = 0$	
	3	13	00010011		RAM(B)3=0	
SKT		41	1010010001	All and a second sec	A time-base counter carry has occurred since last test	Skip on Timer (Note 3)

Mnemonic	Operand	Hex Code	Machine Language Code (Binary)	Data Flow	Skip Conditions	Description
INPUT/	Όυτρυ	r ins	TRUCTIONS			
ING		33	00110011	G → A	None	Input G ports to A
		2A	00101010		en gesternen.	
ININ		33	00110011	IN → A	None	Input IN inputs to A
		28	00101000			(Note 2)
INIL		33	00110011	IL3, CKO, "0", IL ₀ → A	None	Input IL Latches to A
		29	001011001			(Notes 2 and 3)
INL		33	00110011	L _{7:4} → RAM(B)	None	Input L Ports to RAM, A
		2E	00101110	L3:0 → A		
OBD		33	00110011	Bd → D	None	Output Bd to D Outputs
		3E	001111110			
OGI	У	33	00110011	y → G	None	Output to G Ports
		5-	0101 y			Immediate
OMG		33	01100111	RAM(B) → G	None	Output RAM to G Ports
	100.200	ЗA	001111010			
XAS		4F	0 1 0 0 1 1 1 1	A ↔ SIO, C → SK	None	Exchange A with SIO (Note 3)

Note 1: All subscripts for alphabetical symbols indicate bit numbers unless explicitly defined (e.g., Br and Bd are explicitly defined) Bits are numbered 0 to N where 0 signifies the least significant bit (low-order, right-most bit). For example, A3 indicates the most significant (left-most) bit of the 4-bit A register.

Note 2: The ININ and INIL instructions are not available on the 24-pin WD4210 since this device does not contain the IN inputs.

Note 3: For additional information on the operation of the XAS, JID, LQID, INIL, and SKT instructions, see below.

Note 4: The JP instruction allows a jump, while in subroutine pages 2 or 3, to any ROM location within the two-page boundary of page 2 or 3. The JP instruction, otherwise, permits a jump to a ROM location within the current 64-word page.

Note 5: A JSRP transfers program control to subroutine page 2 (0010 is loaded into the upper 4 bits of P). A JSRP may not be used when in pages 2 or 3. JSRP may not jump to the last word in page 2.

Note 6: LBI is a single-byte instruction if d = 0, 9, 10, 11, 12, 13, 14, or 15. The machine code for the lower 4 bits equals the binary view of the "d" data minus 1, e.g., to load the lower four bits of B (Bd) with the value 9 (10012), the lower 4 bits of the LBI instruction equal B (10002). To load 0, the lower 4 bits of the LBI instruction should equal 5 (11112).

Note 7: Machine code for operand field y for LEI instruction should equal the binary value to be latched into EN, where a "1" or "0" in each bit of EN corresponds with the selection of deselection of a particular function associated with each bit (see Functional Description, EN Register).

The following information is provided to assist the user in understanding the operation of several unique instructions and to provide notes useful to programmers in writing WD4200/4210 programs.

XAS Instruction

XAS (Exchange A with SIO) exchanges the 4-bit contents of the accumulator with the 4-bit contents of the SIO register. The contents of SIO will contain serial-in/serial-out shift register or binary counter data, depending on the value of the EN register. An XAS instruction will also affect the SK output, providing a logic controlled clock if SIO is selected as a shift register or $C \rightarrow SK$ if SIO is selected as a binary counter. (See Functional Description, EN Register, above). If SIO is selected as a shift register, an XAS instruction must be performed once every 4 instruction cycles to effect a continuous data system.

JID Instruction

JID (Jump Indirect) is an indirect addressing instruction, transferring program control to a new ROM location pointed to indirectly by A and M. It loads the lower 8 bits of the ROM address register PC with the *contents* of ROM addressed by the 10-bit word, PC9:8, A, M. PC9 and PC8 are not affected by this instruction.

Note that JID requires two instruction cycles.



INIL Instruction

INIL (Input IL Latches to A) inputs two latches, IL3 and ILn (see figure 8) and CKO into A. The IL3 and ILo latches are set if a low-going pulse ("1" to "0") has occurred on the IN3 and IN0 inputs since the last INIL instruction, provided the input pulse stays low for at least two instruction times. Execution of an INIL inputs IL3 and IL0 into A3 and A0 respectively, and resets these latches to allow them to respond to subsequent low-going pulses on the IN3 and IN0 lines. If CKO is mask programmed as a general purpose input, an INIL will input the state of CKO into A2. If CKO has not been so programmed, a "1" will be placed in A₂. A "0" is always placed in A₁ upon the execution of an INIL. The general purpose inputs IN3-INo are input to A upon the execution of an ININ instruction (see table 2, ININ Instruction), INIL is useful in recognizing pulses of short duration or pulses which occur too often to be read conveniently by an ININ instruction.

LQID Instruction

LQID (Load Q Indirect) loads the 8-bit Q register with the contents of ROM pointed to by the 10-bit word PC9, PC8, A, M. LQID can be used for table look-up or code conversion such as BCD to sevensegment. The LQID instruction "pushes" the stack (PC + 1 \rightarrow SA \rightarrow SB \rightarrow SC) and replaces the least significant 8 bits of PC as follows: $A \rightarrow PC7.4$, RAM(B) \rightarrow PC3.0, leaving PC9 and PC8 unchanged. The ROM data pointed to by the new address is fetched and loaded into the Q latches. Next, the stack is "popped" (SC \rightarrow SB \rightarrow SA \rightarrow PC), restoring the saved value of PC to continue sequential program execution. Since LQID pushes SB \rightarrow SC, the previous contents of SC are lost. Also, when LQID pops the stack, the previously pushed contents of SB are left in SC. The net result is that the contents of SB are placed in SC (SB \rightarrow SC). Note that LQID takes two instruction cycle times to execute.



Figure 8 INIL HARDWARE IMPLEMENTATION

SKT Instruction

The SKT (Skip on Timer) instruction tests the state of an internal 10-bit time-base counter. This counter divides the instruction cycle clock frequency by 1024 and provides a latched indication of counter overflow. The SKT instruction tests this latch, executing the next program instruction if the latch is not set. If the latch has been set since the previous test, the next program instruction is skipped and the latch is reset. The features associated with this instruction, therefore, allow the WD4200/4210 to generate its own time-base for real-time processing rather than relying on an external input signal.

For example, using a 2.097 MHz crystal as the timebase to the clock generator, the instruction cycle clock frequency will be 131 kHz (crystal frequency \div 16) and the binary counter output pulse frequency will be 128 Hz. For time-of-day or similar real-time processing, the SKT instruction can call a routine which increments a "seconds" counter every 128 ticks.

Instruction Set Notes

- The first word of a WD4200/4210 program (ROM address 0) must be a CLRA (Clear A) instruction.
- b. Although skipped instructions are not executed, one instruction cycle time is devoted to skipping each byte of the skipped instruction. Thus all program paths take the same number of cycle times whether instructions are skipped or executed.
- c. The ROM is organized into 16 pages of 64 words each. The Program Counter is a 10-bit binary counter, and will count through page boundaries. If a JP, JSRP, JID, or LQID instruction is located in the last word of a page, the instruction operates as if it were in the next page. For example: a JP location in the last word of a page will jump to a location in the next page. Also, a LQID or JID located in the last word of pages 2, 7, 11, or 15 will access data in the next group of four pages.

OPTION LIST

The WD4200/4210 mask-programmable options are assigned numbers which correspond with the WD4200 pins.

TABLE 3 is a list of WD4200 options. When specifying a WD4210 chip, Options 9, 10, 19, 20, and 29 must all be set to zero. The options are programmed at the same time as the ROM pattern to provide the user with the hardware flexibility to interface to various I/O components using little or no external circuitry.

TABLE 3 WD4200 MASK OPTIONS

Option 1 = 0: Ground Pin — no options available Option 2: CKO Pin = 0: clock generator output to crystal = 1: pin is RAM power supply ($V_{\mathbf{R}}$ input) = 2: general purpose input, load device to VCC = 3: multi-COP SYNC input = 4: general purpose input, Hi-Z input Option 3: CKI Input = 0: crystal input divided by 16 = 1: crystal input divided by 8 = 2: TTL external clock input divided by 16 = 3: TTL external clock input divided by 8 = 4: single-pin RC controlled oscillator Option 4: RESET Pin = 0: load devices to VCC = 1: Hi-Z input Option 5: L7 Driver = 0: Standard output (Figure 6A) = 1: Open-Drain output (Figure 6B) = 2: LED direct drive output (Figure 6D) = 3: TRI-STATE®push-pull output (Figure 6F) Option 6: L6 Driver Same as Option 5 Option 7: L5 Driver Same as Option 5 Option 8: L4 Driver Same as Option 5 Option 9: IN1 Input = 0: load device to VCC (Figure 6F) = 1: Hi-Z input Option 10: IN2 Input Same as Option 9 Option 11 = 0: VCC Pin - no options available Option 12: L3 Driver Same as Option 5 Option 13: L2 Driver Same as Option 5

Option 14: L1 Driver Same as Option 5

TEST MODE (Non-Standard Operation)

The SO output has been configured to provide for standard test procedures for the customprogrammed WD4200. With SO forced to logic "1", two test modes are provided, depending upon the value of SI: Option 15: L0 Driver Same as Option 5

Option 16: SI Input Same as Option 9

- Option 17: SO Driver
 - = 0: Standard output (Figure 6A)
 - = 1: Open-Drain output (Figure 6B)
 - = 2: Push-Pull output (Figure 6C)
- Option 18: SK Driver Same as Option 17
- Option 19: INg Input Same as Option 9

Option 20: IN₃ Input Same as Option 9

- Option 21: G0 I/O Port = 0: Standard output (A)
 - = 1: Open-Drain output (B)
- Option 22: G1 I/O Port Same as Option 21

Option 23: G₂ I/O Port Same as Option 21

Option 24: G₃ I/O Port Same as Option 21

Option 25: D3 Output = 0: Standard output (A) = 1: Open-Drain output (B)

Option 26: D2 Output Same as Option 25

- Option 27: D₁ Output Same as Option 25
- Option 28: D₀ Output Same as Option 25
- Option 29: COP Function = 0: normal operation
 - = 1: MICROBUS™ option

Option 30: COP Bonding

- = 0: WD4200 (28-pin device)
- = 1: WD4210 (24-pin device)
- a. RAM and Internal Logic Test Mode (SI = 1)

b. ROM Test Mode (SI = 0)

These special test modes should not be employed by the user; they are intended for manufacturing test only.

APPLICATION NO. 1: WD4200 General Controller

The diagram below shows an interconnect diagram for a WD4200 used as a general controller. Operation of the system is as follows:

- The L₇-L₀ outputs are configured as LED Direct Drive outputs, allowing direct connection to the segments of the display.
- The D₃-D₀ outputs are buffered by transistors to drive the digits of the multiplexed display and to scan the columns of the 4x4 keyboard matrix rows.
- The IN3-IN0 inputs are used to input the four drives of the keyboard matrix. Reading the IN lines in conjunction with the current value of the D outputs allows detection, debouncing, and decoding of any one of the 16 keyswitches.
- 4. CKI is configured as a single-pin oscillator input allowing system timing to be controlled by a single pin RC network. CKO is therefore available for use as a VR RAM power supply pin. RAM data integrity is thereby assured when the main power supply is shut down.
- SI is selected as the input to a binary counter input. With SIO used as a binary counter, SO and SK may be used as general purpose outputs.
- The four bidirectional G I/O ports (G₃-G₀) are available for use as required by the user's application.

APPLICATION NO. 2

Provides an interconnect diagram for a versatile application of the WD4200 as a keyboard/display interface to a microprocessor (μ P). Generally, operation of the WD4200 in this configuration is as follows:

- 1. The MICROBUS™ option has been selected.
- System timing is provided by an external crystal. The time base for the real-time (counter and clock) modes is provided by the internal timebase counter, tested by the SKT instruction.
- 3. The SIO register is used as a serial-in/serial-out shift register. In this configuration, however, SI is shifted into SIO to be tested as one of the four row lines tied to the keyboard matrix. SO is used to output display segment data (loaded into SIO with an XAS instruction) to the cascaded 74C164s (8-bit parallel out serial shift registers). SK functions as a logic-controlled clock, sending a SYNC signal to clock serial data into the 74C164s.
- The 16 bits of data shifted into the 74C164s are buffered through the DS8867s (8-segment LED drivers) to the 16 segments of the alphanumeric LED displays.
- The D₀-D₁ outputs are decoded by the DS8664 (14-digit decoder/driver) and used to select one of the 14 digits of the multiplexed display as well as to scan the 13 columns of the keyboard matrix and the strap switch scan line (D14).



Figure 9 WD4200 KEYBOARD/DISPLAY INTERFACE

- 6. The G₁-G lines together with SI are connected to the four rows of the keyboard matrix and the four strap switch lines to input key or strap switch data to the WD4200. The strap switches can be used to select one of several of the system modes listed below.
- The L0-L7 TRI-STATE® bidirectional I/O ports are connected to the microprocessor data bus to allow for input or output of data to and from the microprocessor and the WD4200.
- The various operations which can be performed by the system include the following "handshaking" and WD4200 "stand-alone" modes:

- a. keyboard to µP (7-bit ASCII)
- b. keyboard to WD4200 buffer to μP (7-bit ASCII)
- c. µP to display
- d. display to µP
- e. µP to clock
- f. clock to µP
- g. µP to timer
- h. timer to µP
- i. keyboard to display
- j. clock to display
- k. timer to display





ABSOLUTE MAXIMUM RATINGS

Voltage at Any Pin Relative to GND -0.5V to +7V Ambient Operating Temperature (Note 1)

 0° C to +70° C

 Ambient Storage Temperature
 -65° C to +150° C

 Lead Temperature (Soldering, 10 sec.)
 300° C

 Power Dissipation
 0.75 Watt at 25° C

 0.4 Watt at 70° C

TABLE 4

DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C{<}TA{<}{+}70^{\circ}C,$ 4.5V<VCC<6.3V unless otherwise noted.

Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications are not ensured when operating the device at absolute maximum ratings.

PARAMETER	CONDITIONS	MIN	MAX	UNITS
Operating Voltage (VCC) Operating Supply Current	VCC = 5V, TA = 25°C (all inputs and outputs open)	4.5	6.3 30	V mA
Input Voltage Levels CKI Input Levels Crystal Input Logic High (VIH) Logic Low (VIL)		2.0	0.4	V V
Logic High (VIH) Logic Low (VIL)	$v_{CC} = 5V \pm 5\%$	2.0	0.8	V V
Schmitt Trigger Input Logic High (VIH) Logic Low (VIL)		0.7 VCC	0.6	v v
RESET Input Levels Logic High Logic Low		0.7 VCC	0.6	v v
RESET Hysteresis		1.0		V
SO Input Level (Test Mode)		2.0	3.0	V
All Other Inputs Logic High Logic High Logic Low	V _{CC} = Max V _{CC} = 5V ± 5%	3.0 2.0	0.8	V V V
Output Voltage Levels Standard Output TTL Operation Logic High (VOH) Logic Low (VOL)	V _{CC} = 5V ± 5% I _{OH} = 100 μA) I _{OL} = -1.6 mA	2.4	0.4	V V
Logic High (VOH) Logic Low (VOL)	I _{OH} = 10μA I _{OL} = -10μA	V _{CC} -1	0.2	v v
Output Current Levels LED Direct Drive Output Logic High (IOH)	V _{CC} = 6V V _{OH} = 2.0V	2.5	14	mA
TRI-STATE® Output Leakage Current		-10	+10	μA
CKO Output VR Power Saving Option Power Requirements	V _R = 3.3V		3	mA

TABLE 5

AC Electrical Characteristics $0^{\circ}\,C \le TA \le +70^{\circ}\,C, 4.5V \le V_{CC} \le 6.3V$ unless otherwise stated.

PARAMETER	CONDITIONS	MIN	MAX	UNITS	
Instruction Cycle Time — ^t C	figure 13a	4	10	μs	
CKI Using Crystal (figure 5A)	-⇒16 mode	16		MH7	
mparriequency = 11	: 0 mode	0.8		NAL-	
Duty Cycle (Note 2)	figure 13b	30	55	%	
CKI Using External Clock (figure 5B)					
Input Frequency	÷16 mode	1.6	4	MHZ MH7	
Duty Cycle (Note 2)	- 8 mode	20	60	04	
Duty Cycle (Note 2)	6 - A 100-	30	60	70	
			60	115	
Fall Lime	11 = 4 MHZ		40	ns	
CKI Using RC (figure 5C)					
Frequency	R = 15K ± 5%, C = 100 pF ± 10%	0.5	1.0	MHz	
Instruction Cycle Time		4	8	μs	
CKO as SYNC Input (figure 5D)			and the second second		
tsyno	figure 13b	50		ns	
Inputs (figure 13a):					
IN3-IN0, G3-G0, L7-L0					
tSETUP	and the second se	1.7		μs	
tHOLD		100		ns	
ŞI					
tSETUP		0.3		μs	
tHOLD		100		ns	
Outputs:					
COP to CMOS Propagation Delay	4.5V <vcc<6.3v, cl="50" pf,<br="">VOH = 0.7 VCC, VOL = 0.3 VCC</vcc<6.3v,>				
SK as a Logic-Controlled Clock	the state of the state of the				
^t PD1			1.1	μs	
tPD0			0.3	μs	
S0, SK as a Data Output			1.000		
tPD1			1.4	μs	
tPD0			0.3	μs	
tPD1	V _{OH} = 2V		0.7	μs	
D3-D0, G3-G0					
tPD1			1.6	μs	
tPD0			0.6	μs	
L7-L0 (Standard)					
tPD1			1.4	μs	
tPD0			0.3	μs	
L7-L0 (LED Direct Drive)	N = 011		24	118	
teno	VOH = 2V		0.4	μs μs	
COD to TTL Proprestice Delay	feasity of Standard TTL Load				
COP to TTL Propagation Delay	$V_{OO} = 5V + 5\%$ Ct = 50 pE				
	$V_{OH} = 24V V_{OH} = 0.4V$				
SK as a Logic-Controlled Clock	CON LAW, TOL 0.44				
tPD1			0.8	μs	
tPD0			0.8	μs	
SK as a Data Output, SO					
tPD1			1.0	μs	
1PD0			1.0	μs	

PARAMETER	CONDITIONS	MIN	MAX	UNITS
Outputs (continued):				
D3-D0, G3-G0 tPD1 tPD0			1.3 1.3	μs μs
L7-L0 tpD1 tpD0			1.4 0.4	μs μs
L7-L0 (Push-Pull) ^t PD1 t _{PD0}			0.4 0.3	μs μs
CKO (figure 13C) tPD1 tPD0			0.2 0.2	μs μs
MICROBUS™ Timing Read Operation (figure 11) Chip Select Stable Before RD - tCSR Chip Select Hold Time for RD - tRCS RD Pulse Width - tRR Data Delay from RD - tRD RD to Data Floating - tDF	CL = 50 pF, V _{CC} = 5V ± 5%	50 5 300	250 200	ns ns ns ns ns
$\label{eq:write-operation} \begin{array}{l} \mbox{Write-operation (figure 12)} \\ \mbox{Chip Select Stable Before \overline{WR} - tCSW \\ \mbox{Chip Select Hold Time for \overline{WR} - tWCS \\ \hline \mbox{WR}$ Pulse Width $-tWW \\ \mbox{Data Set-Up Time for \overline{WR} - tDW \\ \mbox{Data Hold Time for \overline{WR} - tWD \\ \hline \mbox{INTR Transition Time from \overline{WR} - tWI \\ \end{array} }$		20 20 300 200 40	700	ns ns ns ns ns ns

Note 1: An extended temperature range WD4200/4210 is available which will operate within an ambient temperature range of -40°C to +85°C.

Note 2: Duty Cycle = $t_{W1}/(t_{W1} + t_{W0})$.

Note 3: See figure 7 for additional I/O characteristics.



$\begin{array}{c c c c c c c c c c c c c c c c c c c $
Figure 13A INPUT/OUTPUT TIMING DIAGHAM (CRYSTAL ÷ 16 MODE)
CKI CKI CKI CKI CKI CKI CKI CKI

Figure 13 TIMING



WD4200E CERAMIC PACKAGE

WD4200F PLASTIC PACKAGE

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent or gatent Tights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at any time without notice.

WESTERN DIGITAL

3128 REDHILL AVENUE, BOX 2180 NEWPORT BEACH, CA 92663 (714) 557-3550,TWX 910-595-1139