



Features

- Enhancement mode
- Low on-resistance $R_{DS(on)}$ @ $V_{GS}=10$ V
- Super Junction Technology
- Ultra-fast and robust body diode
- 100% Avalanche test, 100% R_g Tested

V_{DS}	650	V
$R_{DS(on),TYP} @ V_{GS}=10$ V	32	mΩ
I_D (Silicon Limited)	80	A

TO-247

Halogen-Free

Part ID	Package Type	Marking	Packing
VSU040N65HS3	TO-247	040N65H	30pcs/Tube



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V(BR)DSS$	Drain-Source breakdown voltage	650	V
V_{GS}	Gate-Source voltage	± 30	V
I_S	Diode continuous forward current (Silicon limited)	$T_c = 25^\circ\text{C}$	A
I_D	Continuous drain current @ $V_{GS}=10$ V (Silicon limited)	$T_c = 25^\circ\text{C}$	A
I_D	Continuous drain current @ $V_{GS}=10$ V (Silicon limited)	$T_c = 100^\circ\text{C}$	A
I_{DM}	Pulse drain current tested ①	$T_c = 25^\circ\text{C}$	A
I_{DSM}	Continuous drain current @ $V_{GS}=10$ V	$T_A = 25^\circ\text{C}$	A
		$T_A = 70^\circ\text{C}$	A
E_{AS}	Avalanche energy, single pulsed ②	2420	mJ
P_D	Maximum power dissipation ③	$T_c = 25^\circ\text{C}$	W
P_{DSM}	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	0.18	0.22	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	32	38	°C/W

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max	Unit
Static Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	650	--	--	V
IDSS	Zero Gate Voltage Drain Current($T_j=25^\circ\text{C}$)	$V_{DS}=650\text{V}, V_{GS}=0\text{V}$	--	--	1	μA
	Zero Gate Voltage Drain Current($T_j=125^\circ\text{C}$) ^⑦	$V_{DS}=520\text{V}, V_{GS}=0\text{V}$	--	--	50	μA
IGSS	Gate-Body Leakage Current	$V_{GS}=\pm 30\text{V}, V_{DS}=0\text{V}$	--	--	± 100	nA
VGS(th)	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.5	3	3.5	V
RDS(on)	Drain-Source On-State Resistance ^⑧	$V_{GS}=10\text{V}, I_D=20\text{A}$	--	32	40	$\text{m}\Omega$
		$T_j=100^\circ\text{C}$ ^⑦	--	48	--	$\text{m}\Omega$
Dynamic Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (unless otherwise stated)						
Ciss	Input Capacitance ^⑦	$V_{DS}=400\text{V}, V_{GS}=0\text{V}, f=250\text{kHz}$	--	5630	--	pF
Coss	Output Capacitance ^⑦		--	140	--	pF
Crss	Reverse Transfer Capacitance ^⑦		--	10	--	pF
Rg	Gate Resistance	f=1MHz	--	0.6	--	Ω
Qg	Total Gate Charge ^⑦	$V_{DS}=400\text{V}, I_D=20\text{A}, V_{GS}=10\text{V}$	--	139	--	nC
Qgs	Gate-Source Charge ^⑦		--	26	--	nC
Qgd	Gate-Drain Charge ^⑦		--	55	--	nC
Switching Characteristics ^⑦						
Td(on)	Turn-on Delay Time	$V_{DD}=400\text{V}, I_D=20\text{A}, R_G=10\Omega, V_{GS}=10\text{V}$	--	34	--	ns
Tr	Turn-on Rise Time		--	44	--	ns
Td(off)	Turn-Off Delay Time		--	208	--	ns
Tf	Turn-Off Fall Time		--	58	--	ns
Source- Drain Diode Characteristics@ $T_j = 25^\circ\text{C}$ (unless otherwise stated)						
VSD	Forward on voltage	$I_{SD}=40\text{A}, V_{GS}=0\text{V}$	--	0.9	1.2	V
Trr	Reverse Recovery Time ^⑦	$I_{sd}=20\text{A}, V_{GS}=0\text{V}$ $di/dt=100\text{A}/\mu\text{s}$	--	170	--	ns
Qrr	Reverse Recovery Charge ^⑦		--	2.5	--	μC

NOTE:

- ① Single pulse; pulse width $\leq 100\mu\text{s}$.
- ② EAS of 2420mJ is based on starting $T_j = 25^\circ\text{C}$, $L = 10\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 22\text{A}$, $V_{GS} = 10\text{V}$; 100% FT tested at $L = 10\text{mH}$, $I_{AS} = 11\text{A}$.
- ③ The power dissipation P_d is based on $T_j(\text{max})$, using junction-to-case thermal resistance $R_{\theta JC}$.
- ④ The power dissipation P_{dsm} is based on $T_j(\text{max})$, using junction-to-ambient thermal resistance $R_{\theta JA}$.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad).
- ⑥ The value of $R_{\theta JA}$ is measured with the device in a still air environment with $TA = 25^\circ\text{C}$.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width $\leq 380\mu\text{s}$; duty cycles 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Typical $V_{GS(TH)}$ Gate -Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Typical Normalized On-Resistance Vs. T_j




Fig5. Typical On Resistance Vs Gate -Source Voltage




Fig6. Typical On Resistance Vs Drain Current

Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature




Fig12. Maximum Drain Current Vs. Case Temperature

Typical Characteristics




Fig13 . Normalized Maximum Transient Thermal Impedance




Fig14. Unclamped Inductive Test Circuit and waveforms





Fig15. Switching Time Test Circuit and waveforms


Marking Information



1st line: Vergiga Code (Vs) , Vergiga Logo
 2nd line: Part Number (040N65H)
 3rd line: Date code (XXXYWW)
 XXX: Wafer Lot Number Code , code changed with Lot Number
 Y: Year Code , refer to table below
 WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

TO-247 Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Nom	Max
A	4.80	5.00	5.20
A1	2.21	2.41	2.59
A2	1.85	2.00	2.15
b	1.11	1.21	1.36
b6	1.91	--	2.21
b7	2.91	--	3.21
C	0.51	0.61	0.75
D	20.80	21.00	21.30
D1	16.25	16.55	16.85
E	15.50	15.80	16.10
E1	13.00	13.30	13.60
E2	4.40	--	5.20
E3	1.50	1.60	1.70
e	5.44 BSC		
L	19.80	19.92	20.22
L1	--	--	4.30
phi_P	3.40	3.60	3.80
phi_P1	7.00	--	7.40
Q	5.60	5.80	6.00
S	6.05	6.15	6.25

Notes:

1. Package Reference: JEDEC TO-247, Variation AD.
2. All Dimensions Are In mm.
3. Slot Required, Notch May Be Rounded
4. Dimension D & E Do Not Include Mold Flash. Mold Flash Shall Not Exceed 0.127mm Pre Side.
5. Thermal Pad Contour Optional Within Dimension D1 & E1.
6. Lead Finish Uncontrolled In L1.

Customer Service

Sales and Service:

sales@vgsemi.com

Vergiga Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vergiga.com