


Features

- P-Channel
- Low On-Resistance
- Very low on-resistance $R_{DS(on)}$ @ $V_{GS} = -4.5\text{ V}$
- Fast Switching
- High conversion efficiency
- Pb-free lead plating; RoHS compliant


Halogen-Free

Part ID	Package Type	Marking	Tape and reel information
VSO038P03MS	SOP8	038P03M	3000pcs/reel



Maximum ratings, at $T_j = 25^\circ\text{C}$, unless otherwise specified







Symbol	Parameter		Rating	Unit
Common Ratings (Tc=25°C Unless Otherwise Noted)				
VGS	Gate-Source Voltage		±16	V
V(BR)DSS	Drain-Source Breakdown Voltage		-30	V
TJ	Maximum Junction Temperature		150	°C
TSTG	Storage Temperature Range		-55 to 175	°C
IS	Diode Continuous Forward Current	TC=25°C	-6	A
Mounted on Large Heat Sink				
ID	Continuous Drain current @VGS=-10V	TC=25°C	-6	A
		TC=100°C	-3.8	A
IDM	Pulse Drain Current Tested ①	TC=25°C	-24	A
PD	Maximum Power Dissipation	TC=25°C	2	W
RθJC	Thermal Resistance-Junction to Case		62.5	°C/W
RθJA	Thermal Resistance Junction-Ambient		50	°C/W

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V I _D =-250μA	-30	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current(Tc=25°C)	V _{DS} =-24V,V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(Tc=125°C)	V _{DS} =-24V,V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±16V,V _{DS} =0V	--	--	±100	nA
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} ,I _D =-250μA	-0.5	-1.0	-2.0	V
R _{DS(ON)}	Drain-Source On-State Resistance②	V _{GS} =-10V, I _D =-3A	--	40	50	mΩ
R _{DS(ON)}	Drain-Source On-State Resistance②	V _{GS} =-4.5V, I _D =-2A	--	50	60	mΩ
R _{DS(ON)}	Drain-Source On-State Resistance②	V _{GS} =-3.3V, I _D =-1A	--	60	80	mΩ
Dynamic Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =-15V,V _{GS} =0V, f=1MHz	--	550	--	pF
C _{oss}	Output Capacitance		--	110	--	pF
C _{rss}	Reverse Transfer Capacitance		--	70	--	pF
Q _g	Total Gate Charge	V _{DS} =-15V,I _D =-2A, V _{GS} =-4.5V	--	7.2	--	nC
Q _{gs}	Gate-Source Charge		--	1.8	--	nC
Q _{gd}	Gate-Drain Charge		--	2.2	--	nC
Switching Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DD} =-15V, I _D =-1A, R _G =6.8Ω, V _{GS} =-10V	--	9	--	nS
t _r	Turn-on Rise Time		--	7	--	nS
t _{d(off)}	Turn-Off Delay Time		--	22	--	nS
t _f	Turn-Off Fall Time		--	9	--	nS
Source- Drain Diode Characteristics@ T _J = 25°C (unless otherwise stated)						
I _{SD}	Source-drain current(Body Diode)	T _c =25°C	--	--	-4.7	A
V _{SD}	Forward on voltage	I _{SD} =-3A,V _{GS} =0V	--	-0.85	-1.3	V
t _{rr}	Reverse Recovery Time	T _J =25°C,I _{sd} =-2A, V _{GS} =0V	--	13	--	nS
Q _{rr}	Reverse Recovery Charge	di/dt=-100A/μs		6.5		nC

NOTE:

- ① Repetitive rating; pulse width limited by max. junction temperature.
 ② Pulse width ≤ 300μs; duty cycles ≤ 2%.

Typical Characteristics



Typical Characteristics




Fig7. Typical Capacitance Vs. Drain-Source Voltage




Fig8. Typical Gate Charge Vs. Gate-Source Voltage




Figure 9: Normalized Maximum Transient Thermal




Fig10. Unclamped Inductive Test Circuit and Waveforms





Fig11. Switching Time Test Circuit and waveforms

Marking Information

1st line: Company Code (Vs), Company Logo


2nd line: Part Number (038P03M)

3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number

Y: Year Code, e.g. E means 2017

WW: Week Code

SOP8 Package Outline Data


Label	Dimensions (unit: mm)		
	Min	Typ	Max
A	--	--	1.75
A ₁	0.10	0.18	0.25
A ₂	1.25	1.35	1.50
A ₃	--	0.25	--
b _p	0.36	0.42	0.51
c	0.19	0.22	0.25
D	4.80	4.92	5.00
E	3.80	3.90	4.00
e	--	1.27	--
H _E	5.80	6.00	6.20
L	--	1.05	--
L _p	0.40	0.68	1.00
Q	0.60	0.65	0.725
v	--	0.25	--
w	--	0.25	--
y	--	0.10	--
Z	0.30	0.50	0.70
θ	0°		8°

Notes:

1. Follow JEDEC MS-012.
2. Dimension "D" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
3. Dimension "E" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.
4. Dimension "b_p" does NOT include dambar protrusion. Allowable dambar protrusion shall be 0.1mm total in excess of "b_p" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.

Customer Service
Sales and Service:
sales@vgsemi.com
Vanguard Semiconductor CO., LTD
TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com