

Reference Manual

DOC. REV. 12/18/2007

VSBC-8

Pentium® III/Celeron® based
SBC with Ethernet, Video, Audio
and Industrial I/O



VSBC-8

Pentium® III/Celeron® based
SBC with Ethernet, Video, Audio
and Industrial I/O



MVSBC-8



Product Release Notes

This page includes recent changes or improvements that have been made to this product. These changes may affect its operation or physical installation in your application. Please read the following information.

Rev 4 Release

- Rev 4 release.

Rev 3 Release

- Initial public release.

Rev 2 Release

- Beta release only.

Rev 1 Release

- Pre-production only. No customer releases.

Support Page

The **VSBC-8 Support Page**, at <http://www.VersaLogic.com/private/vsbc8support.asp>, contains additional information and resources for this product including:

- Reference Manual (PDF format)
- Operating system information and software drivers
- Data sheets and manufacturers' links for chips used in this product
- BIOS information and upgrades
- Utility routines and benchmark software

Note: This is a private page for VSBC-8 users only. It cannot be reached through our web site. You must enter this address directly to find the support page.

Model VSBC-8
Pentium® III/Celeron® based SBC with Ethernet,
Video, Audio and Industrial I/O

REFERENCE MANUAL



VERSA LOGIC CORPORATION
WWW.VERSA LOGIC.COM

3888 Stewart Road
Eugene, OR 97402
(541) 485-8575
Fax (541) 485-5712

Contents Copyright ©2007
All Rights Reserved

Notice:

Although every effort has been made to ensure this document is error-free, VersaLogic makes no representations or warranties with respect to this product and specifically disclaims any implied warranties of merchantability or fitness for any particular purpose.

VersaLogic reserves the right to revise this product and associated documentation at any time without obligation to notify anyone of such changes.

PC/104 and the PC/104 logo are trademarks of the PC/104 Consortium.

Table of Contents

Introduction	1
Description.....	1
Technical Specifications	3
VSBC-8 Block Diagram	5
Technical Support.....	6
Repair Service.....	6
Configuration / Operation.....	7
Overview.....	7
Electrostatic Discharge	7
Lithium Battery	7
Mounting Support.....	7
Initial Configuration and Setup.....	8
Recommended Components	8
DRAM Module	8
Cables / Peripheral Devices	8
Memory Module requirements	8
CMOS Setup / Boot Procedure Preliminary	9
Operating System Installation.....	10
Reference.....	11
Dimensions and Mounting.....	11
Hardware Assembly.....	13
Standoff Locations	13
External Connectors.....	14
Connector Location Diagram.....	14
Connector Functions and Interface Cables	15
Jumper Block Locations	16
Jumper Summary	17
Power Supply	19
Power Connectors.....	19
Power Requirements	20
Lithium Battery	20
CPU.....	20
Processor Replacement	20
Processor Side Bus Selection.....	20
Processor Power Management.....	20
System RAM.....	22
Compatible Memory Modules	22
CMOS RAM	22
Clearing CMOS RAM	22
CMOS Setup Defaults	22
Default CMOS RAM Setup Values	22
Real Time Clock	22
Setting the Clock.....	23

Battery Backed Static RAM.....	23
DiskOnChip	23
Enable / Disable	23
Compatible Devices	23
Installing the DOC Chip	23
CMOS Setup	24
Serial Ports	25
COM Port Configuration	25
COM3 / COM4 RS-485 Mode Line Driver Control.....	25
Serial Port Connectors	26
Setting COM3 and COM4 to High Speed Baud Rates	27
Parallel Port.....	31
EIDE Hard Drive / CD-ROM Interfaces.....	32
Utility Connector	33
Keyboard/Mouse Interface	33
Programmable LED	34
External Speaker	34
Push-Button Reset	34
Floppy Drive Interface.....	35
Video Interface	36
Software Configuration.....	36
Video Resolutions.....	36
Video Output Connector.....	36
Flat Panel Display Connector	37
Obtaining 24-bit Output.....	38
Compatible Flat Panel Displays.....	38
Ethernet Interface.....	39
BIOS Configuration.....	39
Status LED.....	39
Ethernet Connector	39
Audio	40
Software Configuration.....	40
External Connections.....	40
Watchdog Timer	41
Enabling the Watchdog.....	41
Refreshing the Watchdog.....	41
CPU Temperature Monitor	41
Analog Input	42
Hardware Configuration	42
External Connections.....	42
Calibration	42
Analog Control Register	43
Digital Control / Analog Status Register	44
ADC Data High Register	45
ADC Data Low Register.....	46
Two's Complement Data Format ($\pm 5V$ and $\pm 10V$ Only)	47
Binary Format (0 to +5V and 0 to +10V Only)	48
Analog Input Code Example.....	48
USB 1.1 Interface	49

Opto 22 (Digital I/O) Interface	50
External Connections	50
Rack Power	51
Signal Direction	51
Digital I/O Data Ports	51
Auxiliary Timer/Counter Channels.....	52
Jumper Configuration	52
External Connections	52
Counter / Timer Registers	52
Operation	52
PC/104 Expansion Bus	53
Arranging the Stack	53
I/O Configuration.....	53
Memory and I/O Map	54
Memory Map	54
I/O Map.....	54
Interrupt Configuration	55
Special Control Register	56
Revision Indicator Register.....	57
Watchdog Timer Hold-Off Register	57
Map and Paging Control Register.....	58
Appendix A – Other References	59
Appendix B – Generated Frequencies	60

Description

The VSBC-8 is a feature-packed single board computer designed for OEM control projects requiring fast processing, industrial I/O, flexible memory options, and designed-in reliability and longevity (product lifespan). Its features include:

- Socket 370 processors
 - Intel Celeron 350 MHz (equivalent)
 - Intel Celeron 566 MHz
 - Intel Pentium III 850 MHz
- Up to 256 MB system RAM
- Intel 440BX chipset
- 32-pin DiskOnChip site
- 10/100 Ethernet interface
- AGP based video
- Flat Panel Display support
- PC/104-Plus expansion site
- Dual PCI based IDE controllers
- Dual USB 1.1 interfaces
- PCI based audio
- 4 COM + 1 LPT port
- CPU temperature sensor
- Keyboard and PS/2 mouse port
- Industrial I/O
 - Analog input option
 - 16 channel Opto 22 compatible
 - Three spare 16-bit counter/timers
- Two RS232/422/485 selectable ports
- Watchdog timer
- Vcc sensing reset circuit
- EBX Compliant. 5.75" x 8.00" footprint
- UL and CE compliant
- Flash BIOS with OEM enhancements
- Latching I/O connectors
- Customizing available
- Low power fanless version
- 3 extra 8254-style timer/counters
- TVS devices

This Socket 370 compliant single board computer will accept Intel Flip-Chip Pentium and Intel Flip-Chip Celeron chips. Processing speeds up to 850 MHz are available. The board is compatible with popular operating systems such as Windows, QNX, VxWorks, and Linux.

A full complement of standard I/O ports is included on the board. Additional I/O expansion is available through the high speed PCI-based PC/104-*Plus* expansion site (which supports both PC/104 and PC/104-*Plus* expansion modules).

System memory expansion is supported with a high-reliability latching 168-pin DIMM socket. Low power 3.3V 168-pin DIMM modules up to 256 MB are available. SDRAM PC-100 modules are accepted (see specifications on page 3).

The VSBC-8 features high reliability design and construction including latching I/O connectors. It also features a watchdog timer, voltage sensing reset circuits, and self-resetting fuse on the 5V supply to the keyboard, mouse, USB 1.1 and Opto 22 I/O ports.

VSBC-8 boards are subjected to 100% functional testing and are backed by a limited two-year warranty.

US-based manufacturing, careful parts sourcing, and US-based technical support ensure the highest possible quality, reliability, service, and product longevity for this exceptional SBC.

Technical Specifications

Specifications are typical at 25°C with 5.0V supply unless otherwise noted.

Board Size: 5.75" x 8.00" x 1.75"; EBX Compliant

Storage Temperature: -40° C to 85° C

Free Air Operating Temperature:

0° C to +50° C free air, no airflow

0° C to +60° C 100 FPM airflow

-40° C to +85° C, no airflow (Extended temp. version)

Power Requirements: (with 32 MB SDRAM, keyboard, and mouse)

VSBC-8g 350 MHz (equivalent) Celeron® CPU LPF 5V ± 5% @ 3.2 A (15.9 W) typ.

VSBC-8h 566 MHz Celeron® CPU 5V ± 5% @ 4.0 A (20.1 W) typ.

VSBC-8k 850 MHz Pentium® CPU 5V ± 5% @ 5.5 A (27.4 W) typ.

VSBC-8m 350 MHz (equivalent) Celeron® CPU extended temperature 5V ± 5% @ 3.3 A (16.5 W) typ.

+3.3V or ±12V may be required by some expansion modules

System Reset:

V_{CC} sensing, resets below 4.70V typ.

Watchdog timeout

DRAM Interface:

One 168-pin DIMM socket.

8 to 256 MB, 3.3 volt, parity or non-parity PC-100 or faster SDRAM.

Video Interface:

Based on ATi Rage™ XL / Mobility chip. 4 MB VRAM standard. Resolutions to 1280 x 1024.

Flat panel display interface, 3.3V and 5V support, TTL and LVDS

IDE Interface:

Two channels, 40-pin .1" connectors. Supports high speed IDE Type 4 and Ultra DMA drives.

Supports up to four IDE devices (hard drives, CD-ROM, etc.)

Floppy Disk Interface: One 34-pin connector, supports two floppy drives

Ethernet Interface: 10/100 Ethernet based on Intel 82551ER chip. On-board RJ-45 Ethernet cable connector.

Audio Interface:

16-bit Sound Blaster Pro compatible. PCI-based.

Non-amplified Line Out and Line In supported

Analog Input:

8-channel, 12-bit, single-ended, 6 microsecond, channel independent input ranges:

±5, ±10, 0 to +5V, 0 to +10V. Option available HDW-301 and HDW-302 (Extended temp. version)

COM1-2 Interface:

RS-232, 16C550 compatible, 115k baud max.

COM3-4 Interface:

RS-232/422/485, 16C550 compatible, 460k baud max.

LPT Interface:

Bi-directional/EPP/ECP compatible

Opto 22 / Digital Interface:

16 channel, full compliance, ±24 ma outputs

BIOS: General Software Embedded BIOS© 2000 with OEM enhancements

Field upgradeable with Flash BIOS Upgrade Utility

Bus Speed:

CPU Bus: 100MHz/66MHz

PC/104-Plus (PCI): 33MHz

PC/104: 8MHz

Compatibility:

PC/104 – Full compliance

Embedded-PCI (PC/104-Plus) – Full PCI 2.2 compliance, 3.3V signaling.

EBX – Full compliance

Weight:

VSBC-8g – 0.35 kg (0.76 lbs)
VSBC-8gu – 0.36 kg (0.80 lbs)
VSBC-8h – 0.34 kg (0.74 lbs)
VSBC-8hu – 0.35 kg (0.78 lbs)
VSBC-8k – 0.34 kg (0.75 lbs)
VSBC-8ku – 0.36 kg (0.79 lbs)
VSBC-8m – 0.34 kg (0.74 lbs)
VSBC-8mu – 0.35 kg (0.80 lbs)

Specifications are subject to change without notice.

VSBC-8 Block Diagram




Figure 1. VSBC-8 Block Diagram

Technical Support

If you have problems that this manual can't help you solve, first visit the VSBC-8 Product Support web page at <http://www.VersaLogic.com/private/vsbc8support.asp>. If you have further questions, contact VersaLogic for technical support at (541) 485-8575. You can also reach our technical support engineers via e-mail at Support@VersaLogic.com.

VSBC-8 Support Website

<http://www.VersaLogic.com/private/vsbc8support.asp>

REPAIR SERVICE

If your product requires service, you must obtain a Returned Material Authorization (RMA) number by calling (541) 485-8575.

Please provide the following information:

- Your name, the name of your company, and your phone number
- The name of a technician or engineer who we can contact if we have questions
- Quantity of items being returned
- The model and serial number (bar code) of each item
- A description of the problem
- Steps you have taken to resolve or repeat the problem
- The return shipping address

Warranty Repair

All parts and labor charges are covered, including return shipping charges for UPS Ground delivery to United States addresses.

Non-warranty Repair

All non-warranty repairs are subject to diagnosis and labor charges, parts charges, and return shipping fees. We will need to know what shipping method you prefer for return back to your facility, and we will need to secure a purchase order number for invoicing the repair.

Note:

Please mark the RMA number clearly on the outside of the box before returning. Failure to do so can delay the processing of your return.

Overview

ELECTROSTATIC DISCHARGE

Warning! Electrostatic discharge (ESD) can damage boards, disk drives, and other components. The circuit board must only be handled at an ESD workstation. If an approved station is not available, some measure of protection can be provided by wearing a grounded antistatic wrist strap. Keep all plastic away from the board, and do not slide the board over any surface.

After removing the board from its protective wrapper, place the board on a grounded, static-free surface, component side up. Use an anti-static foam pad if available.

The board should also be protected during shipment or storage by keeping inside a closed metallic anti-static envelope.

Note: The exterior coating on some metallic anti-static bags is sufficiently conductive to cause excessive battery drain if the bag comes in contact with the bottom side of the VSBC-8.

LITHIUM BATTERY

Warning! To prevent shorting, premature failure, or damage to the lithium battery, do not place the board on a conductive surface such as metal, black conductive foam, or the outside surface of a metalized ESD protective pouch. The lithium battery may explode if mistreated. Do not recharge, disassemble, or dispose of in fire. Dispose of used batteries promptly.

MOUNTING SUPPORT

Warning! The single board computer must be supported at all eight mounting points to prevent excessive flexing when expansion modules are mated and demated. Flex damage caused by excessive force on an improperly mounted circuit board is not covered under the product warranty. See page 11 for more details.

Initial Configuration and Setup

The following list describes the recommended components and gives an abbreviated outline for setting up a typical development system.

RECOMMENDED COMPONENTS

- VSBC-8 Single Board Computer
- 168-pin DIMM SDRAM Memory Module PC-100 or PC-133
- ATX Power Supply
- SVGA Video Monitor
- Keyboard with PS2 connector
- 3.5" Floppy Disk Drive (optional)
- IDE Hard Drive (optional)
- IDE CD ROM Drive (optional)

DRAM MODULE

- Insert DRAM module into the DIMM socket. Latch into place.

CABLES / PERIPHERAL DEVICES

- Plug video adapter cable (p/n VL-CBL-1007) into socket J1 and attach video monitor.
- Plug keyboard adapter cable (p/n VL-CBL-1602) into socket J13 and attach keyboard.
- Plug floppy data cable (p/n VL-CBL-3403) into socket J17 and attach floppy drive.
Note: Floppy drive should be connected after the twist in the cable.
- Plug hard drive data cable (p/n VL-CBL-4001) into socket J18. Attach hard drive and CD ROM drive to the connectors at the opposite end of the cable.
- Plug power supply into J9.
- Attach power supply cables to external drives.
- Jumper hard drive to operate as a master device.
-

MEMORY MODULE REQUIREMENTS

- 256MB maximum
- 168-pin DIMM, 3.3V, unbuffered SDRAM
- PC133 or PC100
- 64-bits wide, no parity
- CL = 2 CL = 3
- A0 to A13 Row address lines maximum.
- A0 A9 Column address lines maximum.
- 128Mbyte per bank maximum, 1 or 2 banks

CMOS Setup / Boot Procedure Preliminary

- Turn power on.
- Press the DEL key the instant that video is displayed (during the memory test).
- Verify correct CMOS Setup information (see table below)
- Insert bootable floppy disk into floppy drive or allow the system to boot from the hard drive.
- See KnowledgeBase article [VT1424 VSBC-8 CMOS Setup Reference](#) for more information on these options.

Basic CMOS Configuration

System Bios Setup - Basic CMOS Configuration (C) 2002 General Software, Inc. All rights reserved			
DRIVE ASSIGNMENT ORDER:	Date:>Jan 01, 1980	Typematic Delay	: 250 ms
Drive A: Floppy 0	Time: 00 : 00 : 00	Typematic Rate	: 30 cps
Drive B: (None)	NumLock: Disabled	Seek at Boot	: Floppy
Drive C: (None)		Show "Hit Del"	: Enabled
Drive D: (None)	BOOT ORDER:	Config Box	: Enabled
Drive E: (None)	Boot 1st: Drive A:	F1 Error Wait	: Enabled
Drive F: (None)	Boot 2nd: (None)	Parity Checking	: (Unused)
Drive G: (None)	Boot 3rd: (None)	Memory Test Tick	: Enabled
Drive H: (None)	Boot 4th: (None)	Debug Breakpoint	: (Unused)
Drive I: (None)	Boot 5th: (None)	Debug Hex Case	: Upper
Drive J: (None)	Boot 6th: (None)	Memory Test	: StdLo FastHi
Drive K: (None)			
Boot Method: Boot Sector	IDE DRV ASSIGNMENT:	Sect Hds Cyls	Memory
	Ide 0: Not installed		Base:
FLOPPY DRIVE TYPES:	Ide 1: Not installed		633KB
Floppy 0: 1.44 MB, 3.5"	Ide 2: Not installed		Ext:
Floppy 1: Not installed	Ide 3: Not installed		127MB

Custom Configuration

System BIOS Setup - Custom Configuration (C) 2002 General Software, Inc. All rights reserved			
BIOS Extension	: Disabled	COM1 (03F8) Enabled/IRQ	: IRQ4
DiskOnChip/BBSRAM	: Disabled	COM2 (02F8) Enabled/IRQ	: IRQ3
CPU Temperature Threshold	: 70C	COM3 (03E8) Enabled/IRQ	: NO IRQ
Display Type	: CRT	COM4 (02E8) Enabled/IRQ	: NO IRQ
Splash Screen	: Disabled	LPT1 (0378) Enabled/IRQ	: IRQ7
Parallel Port Mode	: SPP	PS/2 Mouse Enabled/IRQ	: IRQ12
I/O Register Base Address	: 0E0h	PCI Int A	: IRQ11
Processor Throttling	: Disable	PCI Int B	: IRQ11
Throttling Percentage	: 0%	PCI Int C	: IRQ11
Reserved	: (Unused)	PCI Int D	: IRQ11

Shadow Configuration

System BIOS Setup - Shadow/Cache Configuration (C) 2002 General Software, Inc. All rights reserved			
Shadowing	: Chipset	Shadow 16KB ROM at C000	: Enabled
Shadow 16KB ROM at C400	: Enabled	Shadow 16KB ROM at C800	: Disabled
Shadow 16KB ROM at CC00	: Disabled	Shadow 16KB ROM at D000	: Disabled
Shadow 16KB ROM at D400	: Disabled	Shadow 16KB ROM at D800	: Disabled
Shadow 16KB ROM at DC00	: Disabled	Shadow 16KB ROM at E000	: Disabled
Shadow 16KB ROM at E400	: Disabled	Shadow 16KB ROM at E800	: Disabled
Shadow 16KB ROM at EC00	: Disabled	Shadow 64KB ROM at F000	: Enabled

Note: Due to changes and improvements in the system BIOS, the information on your monitor may differ from that shown above.

Operating System Installation

The standard “PC” architecture used on the VSBC-8 makes the installation and use of most of the standard x86 processor based operating systems very straight forward. The operating systems listed on the [VersaLogic OS Compatibility Chart](http://www.VersaLogic.com/kb/KB.asp?KBID=1487) (www.VersaLogic.com/kb/KB.asp?KBID=1487) use the standard installation procedures as provided by the maker of the OS. If special optimized hardware drivers are available for a particular operating system, you can find these drivers, or a link to the drivers, at the VSBC-8 Product Support web page at <http://www.VersaLogic.com/private/vsbc8support.asp>.

Dimensions and Mounting

The VSBC-8 complies with all EBX standards which provide for specific mounting hole and PC/104-*Plus* stack locations as shown in the diagram below.

Caution The single board computer must be supported at all eight mounting points to prevent excessive flexing when expansion modules are mated and demated. Flex damage caused by excessive force on an improperly mounted circuit board is not covered under the product warranty.




Figure 2. Dimensions and Mounting Holes

(Not to scale. All dimensions in inches.)




Figure 3. Height Dimensions (Non-pass-through)




Figure 4. Height Dimensions (Pass-through)




Figure 5. Height Dimensions (Fanless Non-pass-through)




Figure 6. Height Dimensions (Fanless Pass-through)

(Above figures not to scale. All dimensions in inches.)

HARDWARE ASSEMBLY

The VSBC mounts on four hardware standoffs using the corner mounting holes (A). These standoffs are secured to the underside of the circuit board using pan head screws.

Four additional standoffs (B) must be used under the circuit board to prevent excessive flexing when expansion modules are mated and demated. These are secured with four male-female standoffs (C) threaded from the topside which also serve as mounting struts for the PC/104 stack.

The entire assembly can sit on a table top or it can be secured to a base plate. When bolting the unit down, make sure to secure all eight standoffs (A and B) to the mounting surface to prevent circuit board flexing. Refer to the drawing on page 11 for dimensional details.

An extractor tool is available (part number VL-HDW-201) to separate the PC/104 modules from the stack.

Note: Standoffs and screws are available as part number VL-HDW-101.

STANDOFF LOCATIONS




Figure 7. Standoff Locations

External Connectors

CONNECTOR LOCATION DIAGRAM




Figure 8. Connector Location Diagram

CONNECTOR FUNCTIONS AND INTERFACE CABLES

The table below notes the function of each connector, as well as mating connectors and cables, and the page where a detailed pinout or further information is available.

Table 1: Connector Functions and Interface Cables

Connector	Function	Mating Connector	Transition Cable	Cable Description	Page	‡Pin 1 Location X Coord. Y Coord.
J1	SVGA Video Output	SAMTEC TCSD-05-S-12.00-01-F-N	VersaLogic VL-CBL-1007	1 foot 10-pin socket to 15-pin D-sub SVGA connector	36	.445 -.100
J2	Ethernet	RJ-45 Crimp-on Plug	—	—	39	N/A N/A
J3	PC/104-Plus Auxiliary Power (–5V & –12V)	Molex 10-11-2033 + Molex 08-50-0005 (3ea.)	See connector J9	See connector J9	19	.745 6.980
J4	Flat Panel Interface	FCI 90311-044(Housing) + FCI 77138(Crimp Pins)§	Custom	Contact Factory	37	1.125 -.100
J6	Audio	3M 3452-7600			40	.825 6.600
J7*	Dual USB 1.1 Connector	Molex 14-56-2051	VersaLogic VL-CBL-0501 (two required)	6 inch transition cable. 5 pin connector to USB receptacle connector.	49	1.125 7.025
J8	Counter / Timer Signals	3M 3473-7600	User supplied		52	1.625 7.525
J9	Main Power Input (EBX Compliant)	Molex 09-50-8073 + Molex 08-52-0072 (7 ea.)	VersaLogic VL-CBL-2021	Interface from industry standard ATX power supply (to J3 and J9)	19	.375 7.550
J10*	Opto-22 Interface and Analog Input (–r version)	3M 3425-7600	VersaLogic VL-CBL-5007	1.5 foot, 50-pin socket to 34-pin socket and 16-pin socket	50, 42	.825 6.175
J11*	COM1 and COM2 Ports	3M 3421-7600	VersaLogic VL-CBL-2001	1 foot, 20-pin socket to two DB9M serial port connectors	26	2.025 6.600
J12*	COM3 and COM4 Ports	3M 3421-7600	VersaLogic VL-CBL-2001	1 foot, 20-pin socket to two DB9M serial port connectors	26	2.025 7.025
J13*	Speaker, IDE LED, Programmable LED, Fused Vcc, Keyboard, PS/2 mouse, Push-Button Reset	3M 3452-7600	VersaLogic VL-CBL-1602	1 foot breakout cable. 16-pin socket to two 6-PIN mini DIN panel mount, programmable LED and HD activity LED, speaker, and reset switch.	33	2.525 7.525
J14	Fan Power Output (+5V)	Molex 22-01-3027 or Molex 22-01-2025	Provided with fan assembly	—		5.095 .380
J15*	LPT1 Port	3M 3399-7600	VersaLogic VL-CBL-2601	1 foot 26-pin socket to DB-25F connector	31	3.725 7.525
J16	PLD Reprogramming Port (Factory use Only)	—	—	—	—	4.750 2.490
J17*	Floppy Drive Interface	3M 3414-7600	VersaLogic VL-CBL-3403	1.5 foot 34-pin dual floppy drive interface cable	35	3.725 6.175
J18*	IDE Hard Drive Channel 0	3M 3417-7600	VersaLogic VL-CBL-4001	1.5 foot 40-pin dual IDE drive interface cable	32	3.425 6.600
J19*	IDE Hard Drive Channel 1	3M 3417-7600	VersaLogic VL-CBL-4001	1.5 foot 40-pin dual IDE drive interface cable	32	3.425 7.025

* **Note:** These standard .100" dual-row low profile headers are 3M 2500 series compatible. They are compatible with 3M snap-in latches, socket retaining clips, polarizing posts, and keys.
















§ **Note:** This connector is a 2.00mm housing and crimp terminal style. Number of crimp terminals depends upon flat panel display model being used.



‡ **Note:** Relative to lower left hand mounting hole. See page 11, Figure 1.

VSBC-8 Reference Manual

JUMPER SUMMARY

Table 2: Jumper Summary

Jumper Block	Description	As Shipped	Page
V1	Counter/Timer 5 Clock Source <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="text-align: center;"> 6 MHz  </div> <div style="text-align: center;"> CTC#4  </div> <div style="text-align: center;"> External Input  </div> </div> <p><i>Note: Only ½ of jumper block V1 is shown in this picture.</i></p>	6 MHz	52
V1	Counter/Timer 4 Clock Source <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="text-align: center;"> External Input  </div> <div style="text-align: center;"> 6 MHz  </div> </div> <p><i>Note: Only ½ of jumper block V1 is shown in this picture.</i></p>	6 MHz	52
V2	COM4 Configuration <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="text-align: center;"> RS-232  </div> <div style="text-align: center;"> RS-422  </div> <div style="text-align: center;"> RS-485 Endpoint Station  </div> <div style="text-align: center;"> RS-485 Intermediate Station  </div> </div>	RS-232	25
V3	COM3 Configuration <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="text-align: center;"> RS-232  </div> <div style="text-align: center;"> RS-422  </div> <div style="text-align: center;"> RS-485 Endpoint Station  </div> <div style="text-align: center;"> RS-485 Intermediate Station  </div> </div>	RS-232	25
V4	Opto 22 I/O Rack Power In — I/O rack power provided by VSBC Out — I/O rack power provided externally	In	50
V5	CMOS RAM and Real Time Clock Erase <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="text-align: center;"> Erase  </div> <div style="text-align: center;"> Normal Operation  </div> </div> <p><i>Note: Do not operate the board with the jumper in the erase position. Leave the jumper in position V5[1-2] for at least one full minute to fully erase CMOS RAM.</i></p>	Normal	22

Jumper Block	Description	As Shipped	Page																																
V6	<p>Primary Video BIOS</p> <table> <tr> <th>V6[5-6]</th><th>V6[3-4]</th><th>V6[1-2]</th><th>Type</th></tr> <tr> <td>In</td><td>In</td><td>In</td><td>CRT only, flat panel display disabled</td></tr> <tr> <td>In</td><td>In</td><td>Out</td><td>640x480 TFT Color</td></tr> <tr> <td>In</td><td>Out</td><td>In</td><td>800x600 TFT Color</td></tr> </table> <p>Secondary Video BIOS</p> <table> <tr> <th>V6[5-6]</th><th>V6[3-4]</th><th>V6[1-2]</th><th>Type</th></tr> <tr> <td>In</td><td>In</td><td>In</td><td>CRT only, flat panel display disabled</td></tr> <tr> <td>In</td><td>In</td><td>Out</td><td>800x600 LVDS 18-bit Color*</td></tr> <tr> <td>In</td><td>Out</td><td>In</td><td>1024x768 LVDS 18-bit Color*</td></tr> </table> <p><i>*Note: See V8[3-4] Video BIOS selector for information on video BIOS selection. The flat panel displays listed for the secondary video BIOS are supported by the default secondary video BIOS. Other flat panel displays are supported by updating the secondary video BIOS. Contact factory for more information.</i></p>	V6[5-6]	V6[3-4]	V6[1-2]	Type	In	In	In	CRT only, flat panel display disabled	In	In	Out	640x480 TFT Color	In	Out	In	800x600 TFT Color	V6[5-6]	V6[3-4]	V6[1-2]	Type	In	In	In	CRT only, flat panel display disabled	In	In	Out	800x600 LVDS 18-bit Color*	In	Out	In	1024x768 LVDS 18-bit Color*		37
V6[5-6]	V6[3-4]	V6[1-2]	Type																																
In	In	In	CRT only, flat panel display disabled																																
In	In	Out	640x480 TFT Color																																
In	Out	In	800x600 TFT Color																																
V6[5-6]	V6[3-4]	V6[1-2]	Type																																
In	In	In	CRT only, flat panel display disabled																																
In	In	Out	800x600 LVDS 18-bit Color*																																
In	Out	In	1024x768 LVDS 18-bit Color*																																
V7	<p>Processor Side Bus Speed</p> <p>66 MHz Selected by Processor</p> <div style="display: flex; justify-content: space-around; align-items: center;">   </div>	out	20																																
V8[1-2]	<p>System BIOS Selector</p> <p>In — Primary System BIOS occupies F0000h to FFFFFh Out — Secondary System BIOS occupies F0000h to FFFFFh</p> <p><i>Note: The secondary System BIOS is field upgradeable using the BIOS upgrade utility. See www.VersaLogic.com/private/vsbc8support.asp for further information.</i></p>	In	—																																
V8[3-4]	<p>Video BIOS Selector</p> <p>In — Primary Video BIOS occupies C0000h to CFFFFh Out — Secondary Video BIOS occupies C0000h to CFFFFh</p> <p><i>Note: The secondary Video BIOS is field upgradeable using the BIOS upgrade utility. See www.VersaLogic.com/private/vsbc8support.asp for further information</i></p>	In	—																																
V8[5-6]	<p>General Purpose Input 1</p> <p>In — CPU reads bit as 1 Out — CPU reads bit as 0</p> <p><i>Note: This jumper is reserved. Contact factory for more information.</i></p>	In	—																																

Power Supply

POWER CONNECTORS

Main power is applied to the VSBC-8 through an EBX style 7-pin polarized connector (mating connector Molex Housing 09-50-8073, Pins 08-52-0072). A 3-pin auxiliary power input connector is also provided to supply $-5V$ and $-12V$ to the PC/104-*Plus* stack.

See page 14 for connector pinout and location information.

Warning! To prevent severe and possibly irreparable damage to the system, it is critical that the power connectors be wired correctly. Make sure to use both $+5VDC$ pins and all three ground pins to prevent excess voltage drop.


Table 3: Main Power Connector Pinout

J9 Pin	Signal Name	Description
1	+5VDC	Power Input
2	Ground	Digital Ground
3	Ground	Digital Ground
4	+12VDC	Power Input
5	+3.3VDC	Power Input
6	Ground	Digital Ground
7	+5VDC	Power Input

Note: The $+3.3VDC$ and $+12VDC$ inputs on the main power connector are only required for PC/104-*Plus* expansion modules that require these voltages.

Table 4: Auxiliary Power Connector Pinout

J3 Pin	Signal Name	Description
1	$-5VDC$	Power Input
2	Ground	Digital Ground
3	$-12VDC$	Power Input



Note: The Auxiliary Power Connector uses VersaLogic's CBL-2021 Power Adapter Cable. Auxiliary voltages are only required for PC/104-*Plus* expansion modules that require these voltage.

POWER REQUIREMENTS

The VSBC-8 requires only +5 volts ($\pm 5\%$) for proper operation. The voltage required for the RS-232 ports and analog input sections are generated with a DC/DC converter. A variable low-voltage supply circuit provides power to the CPU and other on-board devices.

The exact power requirement of the VSBC-8 depends on several factors, including memory configuration, CPU speed, peripheral connections, type and number of expansion modules, and attached devices. For example, PS/2 keyboards typically draw their power directly from the VSBC-8, and driving long RS-232 lines at high speed can increase power demand.

LITHIUM BATTERY

Warning! To prevent shorting, premature failure, or damage to the lithium battery, do not place the board on a conductive surface such as metal, black conductive foam, or the outside surface of a metalized ESD protective pouch. The lithium battery may explode if mistreated. Do not recharge, disassemble, or dispose of in fire. Dispose of used batteries promptly.

Normal battery voltage should be at least 3.0V. If the voltage drops below 3.0V, contact the factory for a replacement (part number T-HB3/5-3). Life expectancy under normal use is approximately 10 years.

Note: The VSBC-8 is designed to boot even with a dead or removed battery. See page 22 for further information.

CPU

PROCESSOR REPLACEMENT

Removal or replacement of CPU is not recommended, doing so may damage the CPU. These flip-chip style 370-pin CPUs have the chip dies mounted on a thin substrate. If the substrate is flexed too far, damage will occur to the die bonds. Such damage will not be covered under the board warranty.

PROCESSOR SIDE BUS SELECTION

Pentium and Celeron CPU's normally select their own Processor Side Bus Speed. A jumper installed in V7 will override the CPU and will force a 66 MHz speed.

PROCESSOR POWER MANAGEMENT

A form of power management called "throttling" is supported on the VSBC-8. This is an Intel 440BX chipset feature that has been augmented with an I/O control bit in the VersaLogic Special Control Register. CMOS Setup options have been implemented to select throttling percentages from 12.5% to 75%, and to enable or disable throttling. Throttling works by activating the CPU Stop-Clock line every 250 microseconds to create a duty-cycle relative to the selected throttling percentage. These throttling percentages refer to the relative time the CPU is in a stopped mode.

If throttling is enabled with the percentage set to 75%, the CPU will run at full speed (566 MHz for the VSBC-8g, VSBC-8h or VSBC-8m and 850MHz for the VSBC-8k) for 62.5 microseconds (25%) and will be off for 187.5 microseconds (75%) every 250 microsecond period.

Once the throttling percentage is initialized in the CMOS Setup, it can be enabled and disabled by writing to the “Throttle” control bit in the VersaLogic Special Control Register. See page 56. This gives the user a very simple means to throttle back during a time of little activity, and to re-establish full power when needed.

The VSBC-8g Low Power Fanless and the VSBC-8m versions are 566 MHz Celerons with throttling always enabled at a minimum of 37.5% (which gives an effective CPU speed of 350 MHz). It can be slowed down to the maximum throttling rate of 75%, but not less than 37.5%. The Throttle control bit in the VersaLogic Special Control Register can not be changed on the VSBC-8g and VSBC-8m. Contact the factory for information on how to change the throttling percentage via indexed PCI based registers in the chipset.




Table 5: Power vs. Throttling

System RAM

COMPATIBLE MEMORY MODULES

The VSBC-8 will accept one 168-pin DIMM memory module with the following characteristics:

- Size 8 to 256 MB
- Voltage 3.3 Volt
- Error Detection Parity or Non-Parity
- Error Correction ECC or Non-ECC
- Type SDRAM, PC-100, PC-133

Note: Parity and ECC features are not supported in the BIOS.

CMOS RAM

CLEARING CMOS RAM

Jumper V5[2-3] is normally inserted to provide battery power to the CMOS RAM circuits. The jumper can be briefly moved to position V5[1-2] to erase the contents of the CMOS RAM should it become necessary to do so. Do not operate the board with the jumper in the erase position.

Note: The jumper should remain in position V5[1-2] for a full minute to properly erase the CMOS RAM contents.

CMOS Setup Defaults

The VSBC-8 features the ability for users to modify the CMOS setup defaults. This allows the system to boot up with user defined settings from cleared or corrupted CMOS RAM, battery failure, or battery-less operation. All CMOS setup defaults can be changed except the time and date. This feature is accessed in the main CMOS Setup screen.

Warning: If the CMOS Setup defaults are set in a way that makes the system unbootable and unable for the user to enter CMOS Setup, the VSBC-8 will need to be serviced by the factory.

DEFAULT CMOS RAM SETUP VALUES

After the CMOS RAM is cleared, the system will load default CMOS RAM parameters the next time the board is powered on. The default CMOS RAM setup values will be used in order to boot the system whenever the main CMOS RAM values are blank, or when the system battery is dead or has been removed from the board.

Real Time Clock

The VSBC-8 features a year 2000 compliant, battery-backed 146818 compatible real time clock/calendar chip. Under normal battery conditions, the clock will maintain accurate timekeeping functions during periods when the board is powered off.

SETTING THE CLOCK

The CMOS Setup utility (accessed by pressing the [DEL] key during a system boot) can be used to set the time/date of the real time clock.

Battery Backed Static RAM

A 32-pin socket (U20 on the I/O module) will accept a battery-backed static RAM chip for non-volatile storage. We recommend using the Dallas 128Kx8 DS1645 series or the 512Kx8 DS1650/DS1250 memory devices. They need to be a 32-pin, 0.6" DIP, 200nS or faster part. The BBSRAM is enabled in CMOS Setup.

DiskOnChip

Socket U20 will accept an M-Systems DiskOnChip (DOC) Flash Disk for non-volatile, read/write data storage. The DOC can be configured as a boot device

ENABLE / DISABLE

The DOC can be enabled or disabled through CMOS Setup by going into the Custom screen and setting "DiskOnChip / BBSRAM" "DOC@D800h", "DOC@E000h", or "Disabled". When enabled, the DOC appears in the upper memory region as either a 32K block at D800h or a 64 K page block from E0000h to EFFFFh.

When disabled, this memory range is freed up for other devices to use.

COMPATIBLE DEVICES

Any 5 Volt, M-Systems series rev 1.10 or later 2000 DOC device will work.

INSTALLING THE DOC CHIP

1. Align pin 1 on the DOC with pin 1 of socket U20.
2. Push the DOC into the socket carefully until it is fully seated.

Warning! *The DOC can be permanently damaged if installed incorrectly!* When installing or removing the DOC, be sure to align the chip as shown in the picture below. To prevent electrostatic damage, first touch a grounded surface to discharge any static electricity from your body.




Figure 10. DiskOnChip Orientation

CMOS SETUP

To enable the DOC as drive C on a system without a hard disk, set the CMOS setup of drive C to “not installed”, and reboot the computer.

Note: The DOC needs to be formatted with the System files in order for it to be a bootable drive. Refer to the M-Systems web site (www.m-sys.com) for documentation on the DOC and details on making it a bootable device.

Serial Ports

The VSBC-8 features four on-board 16550 based serial channels located at standard PC I/O addresses. COM1 and COM2 are RS-232 (115.2K baud) serial ports. IRQ lines are chosen in CMOS Setup, and can be mapped to any IRQ line.

COM3 and COM4 can be operated in RS-232, RS-422, or RS-485 modes. Additional non-standard baud rates are also available (programmable in the normal baud registers) of up to 460k baud. IRQ lines are chosen in CMOS Setup, and can be mapped to any IRQ line.

Each COM port can be independently enabled or disabled in the CMOS Setup screen.

COM PORT CONFIGURATION

There are no configuration jumpers for COM1 and COM2 since they only operate in RS-232 mode.

Jumper V3 is used to configure COM3 for RS-232/422/485 operation. Jumper V2 is used to configure COM4. See page 17 for jumper configuration details.

COM3 / COM4 RS-485 MODE LINE DRIVER CONTROL

The TxD+/TxD– differential line driver can be turned on and off by manipulating the DTR handshaking line.

The following code example shows how to turn the line driver for COM3 or COM4 on and off:

```
mov    dx,03ECh    ; Point to COM3 Modem Control register
mov    dx,02ECh    ; or COM4 if desired
in     al,dx       ; Fetch existing value
or     al,01h      ; Set bit D0
out    dx,al       ; Turn DTR on (enables line driver)

in     al,dx       ; Fetch existing value
and    al,0FEh     ; Clear bit D0
out    dx,al       ; Turn DTR off (disables line driver)
```

SERIAL PORT CONNECTORS

See the *Connector Location Diagram* on pages 14 and 15 for connector and cable information. The pinout of the DB9 connector applies to use of the VersaLogic transition cable #VL-CBL-2001.

This connector is protected with IEC 61000-4-2(Level4) rated TVS components to help protect against ESD damage.

Table 6: Connectors J11/J12 — Serial Port Pinout

COM1 J11 Pin	COM2 J11 Pin	COM3 J12 Pin	COM4 J12 Pin	RS-232	RS-422	RS-485	DB9 Pin
1	11	1	11	DCD	—	—	1
2	12	2	12	DSR	—	—	6
3	13	3	13	RXD*	TxD+	(note 1)	2
4	14	4	14	RTS	TxD—	(note 1)	7
5	15	5	15	TXD*	—	—	3
6	16	6	16	CTS	Ground	Ground	8
7	17	7	17	DTR	RxD—	TxD/RxD—	4
8	18	8	18	RI	RxD+	TxD/RxD+	9
9	19	9	19	Ground	Ground	Ground	5
10	20	10	20	N/C	—	—	—

Note 1: Do not connect to these pins in RS-485 mode.

SETTING COM3 AND COM4 TO HIGH SPEED BAUD RATES

Two high speed baud rates are available for COM3 and COM4: 230400 bps and 460800 bps. COM3 and COM4 are controlled by one of the SMSC Super I/O chips on the VSBC-8. The base address of the Super I/O chip that controls COM3 and COM4 is 370h.

To use a high speed baud rate for COM3 or COM4, you must:

- Set a high speed mode bit in the appropriate logical device Mode Register
- Program a special baud rate divisor in the appropriate UART

As shown in the figure below, COM3 is Logical Device 4 (also known as "Serial Port 1") in the Super I/O chip architecture. COM4 is Logical Device 5 (also known as "Serial Port 2"). UARTs 1 and 2 contain the standard set of 65550 compatible COM port registers.




Figure 11. Super I/O Chip COM Ports

Procedure for Setting the High Speed Mode Bit

The following procedure summarizes the steps for setting the high speed mode bit.

1. Place the Super I/O Chip into Configuration Mode by writing 55h to port 3F0h.
2. Point to the Logical Device Configuration Register by writing 07h to port 3F0h.
3. Point to the appropriate logical device (Logical Device 4 for COM3, or Logical Device 5 for COM4) by writing 04h or 05h to port 3F1h.
4. Use a read-modify-write technique to change the high speed bit in the Mode Register (F0h) of the logical device.
 - a. Point to the Mode Register by writing F0h to port 3F0h.
 - b. Read the Mode Register by reading port 3F1h.
 - c. Set the high speed bit (bit D1).
 - d. Refresh the Mode Register by writing the updated value to port 3F1h.
5. Exit Configuration Mode by writing AAh to port 3F0h.

Procedure for Programming a High Speed Baud Rate Divisor

The following procedure summarizes the steps for writing a high speed baud rate divisor to the COM port registers.

1. Set the Divisor Latch Access Bit (DLAB) in the Line Control register. To do this, write 80h to port 3E8h (for COM3) or port 2E8h (for COM4).
2. Program the special baud rate divisor. To do this, write the divisor value shown below to the Divisor Latch LSB and MSB registers.

<u>Baud Rate</u>	<u>Divisor</u>	<u>Hex</u>
230400	32770	8002
460800	32769	8001

For a baud rate of 230400, set the divisor as follows:

Divisor Latch LSB (COM base + 0) = 02h

Divisor Latch MSB (COM base + 1) = 80h

For a baud rate of 460800, set the divisor as follows:

Divisor Latch LSB (COM base + 0) = 01h

Divisor Latch MSB (COM base + 1) = 80h

3. Set the communication format in COM base + 3, making sure to clear the DLAB bit.

Code Example

```

'VSBC-8 Code Example for operating COM3 at 460800 bps, N81

'Select COM port
comport = 3

Select Case comport
Case 3
    com_base = &H3E8
    config_port = &H3F0
    logical_device = 4
Case 4
    com_base = &H2E8
    config_port = &3F0
    logical_device = 5
End Select

'Enter configuration mode
out config_port, &H55

'Point to LOGICAL DEVICE CONFIGURATION reg
out config_port, &H7

'Point to appropriate serial port
out config_port + 1, logical_device

'Read the value of the SERIAL PORT CONFIGURATION reg
out config_port, &HF0
config = inp(config_port + 1)

'Set the HIGH SPEED BIT
config = (config Or &H2)

'Update the SERIAL PORT CONFIGURATION reg
out config_port, &HF0
out config_port + 1, config

'Exit configuration mode
out config_port, &HAA

'Set DLAB bit to gain access to baud rate registers
out com_base + 3, &H80

'Baud rate register LSB
out com_base + 0, &H1

'Baud rate register MSB
out com_base + 1, &H80

'Communication format = N81
out com_base + 3, &H3

```

Super I/O Chip References

For details, see the SMSC Super I/O datasheet for the FDC37B72x chip at:

<http://www.VersaLogic.com/Support/Downloads/pdf/FDC37b727.PDF>

Some pertinent sections are listed below.

- Baud Rate Chart – page 77
- High Speed Bit – page 178-9
- Configuration Register Information – page 14
- Standard UART Registers – page 69
- Configuration Access Procedure – page 158
- Logical Device 4/5 Configuration Registers – page 162

Parallel Port

The VSBC-8 includes a standard bi-directional/EPP/ECP compatible LPT port which resides at the PC standard address of 378h. The port can be enabled/disabled and interrupt assignments can be made via the CMOS Setup screen. The LPT model is also set via the CMOS setup screen. The pinout of the DB25 connector applies to use of the VersaLogic transition cable #VL-CBL-2601.

This connector is protected with IEC 61000-4-2(Level 4) rated TVS components to help protect against ESD damage.

Table 7: LPT1 Parallel Port Pinout

J15 Pin	Centronics Signal	Signal Direction	DB25 Pin
1	Strobe	Out	1
2	Auto feed	Out	14
3	Data bit 1	In/Out	2
4	Printer error	In	15
5	Data bit 2	In/Out	3
6	Reset	Out	16
7	Data bit 3	In/Out	4
8	Select input	Out	17
9	Data bit 4	In/Out	5
10	Ground	—	18
11	Data bit 5	In/Out	6
12	Ground	—	19
13	Data bit 6	In/Out	7
14	Ground	—	20
15	Data bit 7	In/Out	8
16	Ground	—	21
17	Data bit 8	In/Out	9
18	Ground	—	22
19	Acknowledge	In	10
20	Ground	—	23
21	Port Busy	In	11
22	Ground	—	24
23	Paper End	In	12
24	Ground	—	25
25	Select	In	13
26	No Connect	—	—

EIDE Hard Drive / CD-ROM Interfaces

Two EIDE interfaces are available to connect up to four hard disk or CD-ROM drives. Connector J18 is the primary IDE controller with a 40-pin .1" connector and connector J19 is the secondary IDE controller with a 40-pin .1" connector. Use CMOS Setup to specify the drive parameters of the attached drives.

Some older IDE drives, such as those that are PIO Mode 0-1, do not operate reliably with this product. VersaLogic recommends the use of only PIO Mode 2-3 and Ultra DMA type drives with this product.

Warning! Cable length must be 18" or less to maintain proper signal integrity. The grounds in this connector should not be used to carry motor current.

Table 8: EIDE Hard Drive Connector Pinout

J18, J19 Pin	Signal Name	EIDE Signal Name	Function
1	HRST*	Host Reset	Reset signal from CPU
2	Ground	Ground	Ground
3	IDE7	DATA 7	Data bit 7
4	HD8	DATA 8	Data bit 8
5	HD6	DATA 6	Data bit 6
6	HD9	DATA 9	Data bit 9
7	HD5	DATA 5	Data bit 5
8	HD10	DATA 10	Data bit 10
9	HD4	DATA 4	Data bit 4
10	HD11	DATA 11	Data bit 11
11	HD3	DATA 3	Data bit 3
12	HD12	DATA 12	Data bit 12
13	HD2	DATA 2	Data bit 2
14	HD13	DATA 13	Data bit 13
15	HD1	DATA 1	Data bit 1
16	HD14	DATA 14	Data bit 14
17	HD0	DATA 0	Data bit 0
18	HD15	DATA 15	Data bit 15
19	Ground	Ground	Ground
20	NC	NC	No connection
21	NC	NC	No connection
22	Ground	Ground	Ground
23	HWR*	HOST IOW*	I/O write
24	Ground	Ground	Ground
25	HRD*	HOST IOR*	I/O read
26	Ground	Ground	Ground
27	NC	NC	No connection
28	HAEN	ALE	Address latch enable
29	NC	NC	No connection
30	Ground	Ground	Ground
31	HINT	HOST IRQ14	IRQ14
32	XI16*	HOST IOCS16*	Drive register enabled
33	HA1	HOST ADDR1	Address bit 1
34	NC	NC	No connection
35	HA0	HOST ADDR0	Address bit 0
36	HA2	HOST ADDR2	Address bit 2
37	HCS0*	HOST CS0*	Reg. access chip select 0
38	HCS1*	HOST CS1*	Reg. access chip select 1
39	NC	NC	No connection
40	Ground	Ground	Ground

Utility Connector

KEYBOARD/MOUSE INTERFACE

A standard PS/2 keyboard and mouse interface is accessible through connector J13. In addition, connector J13 supports a programmable LED output, hard drive activity LED, and a speaker output as shown in the table below. The pinout of the PS/2 connectors applies to use of the VersaLogic transition cable #VL-CBL-1602.

This connector is protected with IEC 61000-4-2(Level 4) rated TVS components to help protect against ESD damage.

Table 9: Utility Connector

J13 Pin	Signal Name	Description	PS/2 Pin
1	PBRST*	Push-button reset	
2	GND	Ground	
3	PLED*	Programmable LED	
4	MKPWR	Protected +5V	
5	SPKO*	Speaker Output	
6	MKPWR	Protected +5V	
7	IDE_LED*	IDE Drive Indicator LED	
8	MKPWR	Protected +5V	
9	MKPWR	Protected +5V	
10	XMSDATA	Mouse Data	4
11	GND	Ground	1
12	MSCLK	Mouse Clock	3
13	MKPWR	Protected +5V	5
14	KBDATA	Keyboard Data	4
15	GND	Ground	1
16	KBCLK	Keyboard Clock	3
			5

← Mouse Connector

← Keyboard Connector

PROGRAMMABLE LED

The Utility Connector J13 includes an output signal for attaching a software controlled LED. Connect the cathode of the LED to J13 pin 3, connect the anode to +5V. An on-board resistor limits the current to 15 mA when the circuit is turned on.

To turn the LED on and off, set or clear bit D7 in I/O port 0E0h (or 1E0h). When changing the register, make sure not to alter the value of the other bits.

The following code examples show how to turn on and off the LED. Refer to page 56 for further information:

LED On

```
in    al, E0h
or     al, 80h
out    E0h, al
```

LED Off

```
in    al, E0h
and    al, 7Fh
out    E0, al
```

Note: The LED is turned on by the BIOS during system startup. This causes the light to function as a "power on" indicator if it is not otherwise controlled by user code.

EXTERNAL SPEAKER

A miniature 8 ohm speaker can be connected between J13 pin 5 (SPKO*) and J13 pin 6 (MKPWR).

This connector is protected with IEC 61000-4-2(Level 4) rated TVS components to help against ESD damage.

PUSH-BUTTON RESET

The Utility Connector J13 (see page 33) includes an input for a push-button reset switch. Shorting J13 pin 1 to ground will cause the VSBC-8 to reboot.

This connector is protected with IEC 61000-4-2(Level 4) rated TVS components to help against ESD damage.

Floppy Drive Interface

The VSBC-8 supports a standard 34-pin PC/AT style floppy disk interface at connector J17. Up to two floppy drives can be attached to this port. CMOS Setup can be used to enable or disable the floppy disk interface.

Warning! Cable length must be 18" or less to maintain proper signal integrity. The grounds in this connector should not be used to carry motor current.

Table 10: Floppy Disk Interface Connector Pinout

J17 Pin	Signal Name	Function
1	Ground	Ground
2	R/LC	Load Head
3	Ground	Ground
4	NC	No Connection
5	Ground	Ground
6	NC	No Connection
7	Ground	Ground
8	INDX*	Beginning Of Track
9	Ground	Ground
10	MTR1*	Motor Enable 1
11	Ground	Ground
12	DRV0*	Drive Select 0
13	Ground	Ground
14	DRE1*	Drive Select 1
15	Ground	Ground
16	MTR0*	Motor Enable 0
17	Ground	Ground
18	DIR	Direction Select
19	Ground	Ground
20	STEP*	Motor Step
21	Ground	Ground
22	WDAT*	Write Data Strobe
23	Ground	Ground
24	WGAT*	Write Enable
25	Ground	Ground
26	TRK0*	Track 0 Indicator
27	Ground	Ground
28	WPRT*	Write Protect
29	Ground	Ground
30	RDAT*	Read Data
31	Ground	Ground
32	HDSL	Head Select
33	Ground	Ground
34	DCHG	Drive Door Open

Video Interface

An on-board ATi Rage™ XL / Mobility video controller with 4MB video RAM provides full SVGA video output capabilities for the VSBC-8.

A 64KB video BIOS is located at C0000h.

SOFTWARE CONFIGURATION

The video interface shares PCI interrupt “INTC*” with the Ethernet controller and slot 2. The CMOS Setup screen is used to select the IRQ line routed to INTC*.

VIDEO RESOLUTIONS

Several standard VESA SVGA modes and color depths are available.

Table 11: Video Resolutions

4 MB Video RAM (standard)
640 x 480, 16M colors
800 x 600, 16M colors
1024 x 768, 16M colors
1280 x 1024, 64M colors
1600 x 1200, 64K colors

VIDEO OUTPUT CONNECTOR

See the *Connector Location Diagram* on page 14 for pin and connector location information. An adapter cable, part number VL-CBL-1007, is available to translate J1 into a standard 15-pin D-Sub SVGA connector.

This connector is protected with IEC 61000-4-2(Level 4) rated TVS components to help protect against ESD damage.

Table 12: Video Output Pinout

J1 Pin	Signal Name	Function	Mini DB15 Pin
1	GND	Ground	6
2	CRED	Red video	1
3	GND	Ground	7
4	CGRN	Green video	2
5	GND	Ground	8
6	CBLU	Blue video	3
7	GND	Ground	5
8	CHSYNC	Horizontal Sync	13
9	GND	Ground	10
10	CVSYNC	Vertical Sync	14

FLAT PANEL DISPLAY CONNECTOR

See the *Connector Location Diagram* on page 14 for pin and connector location information. For Flat Panel selection see the *Jumper Summary* on page 17 for proper V6 and V8 jumper configuration.

Table 13: Flat Panel Display Pinout

Signal Pin	Name	Function	Color TFT 18-bit/ 24-bit VBIOS	Color TFT 24-bit	Color LVDS 18-bit	Color LVDS 24-bit	Color TFT 18-Bit (only) VBIOS
J4[1]	+12V	Power Supply	+12V	+12V	+12V	+12V	+12V
J4[2]	+12V	Power Supply	+12V	+12V	+12V	+12V	+12V
J4[3]	GND	Ground	GND	GND	GND	GND	GND
J4[4]	GND	Ground	GND	GND	GND	GND	GND
J4[5]	+5V	Power Supply	+5V	+5V	+5V	+5V	+5V
J4[6]	+5V	Power Supply	+5V	+5V	+5V	+5V	+5V
J4[7]	ENAVEE	Power sequencing control for LCD bias voltage	ENAVEE	ENAVEE			ENAVEE
J4[8]	GND	Ground	GND	GND	GND	GND	GND
J4[9]	FP0	Data Output		B0			B0
J4[10]	FP1	" "		B1			B1
J4[11]	FP2	" "	B0	B2			B2
J4[12]	FP3	" "	B1	B3			B3
J4[13]	FP4	" "	B2	B4			B4
J4[14]	FP5	" "	B3	B5			B5
J4[15]	FP6	" "	B4	B6			
J4[16]	FP7	" "	B5	B7			
J4[17]	FP8	" "		G0		TX3-	G0
J4[18]	FP9	" "		G1		TX3+	G1
J4[19]	FP10	" "	G0	G2			G2
J4[20]	FP11	" "	G1	G3			G3
J4[21]	FP12	" "	G2	G4			G4
J4[22]	FP13	" "	G3	G5			G5
J4[23]	FP14	" "	G4	G6			
J4[24]	FP15	" "	G5	G7			
J4[25]	FP16	" "		R0	TX0-	TX0-	R0
J4[26]	FP17	" "		R1	TX0+	TX0+	R1
J4[27]	FP18	" "	R0	R2	TX1-	TX1-	R2
J4[28]	FP19	" "	R1	R3	TX1+	TX1+	R3
J4[29]	FP20	" "	R2	R4	TX2-	TX2-	R4
J4[30]	FP21	" "	R3	R5	TX2+	TX2+	R5
J4[31]	FP22	" "	R4	R6	TXCLK-	TXCLK-	
J4[32]	FP23	" "	R5	R7	TXCLK+	TXCLK+	
J4[33]	GND	Ground	GND	GND	GND	GND	GND
J4[34]	GND	Ground	GND	GND	GND	GND	GND
J4[35]	SHFCLK	Shift Clock. Pixel clock for flat panel data.	CLK	CLK			CLK
J4[36]	FLM	First Line Marker. Flat panel equivalent of VSYNC.	VSYNC	VSYNC			VSYNC
J4[37]	DE	Display Enable or M signal (ADCCLK) or BLANK#	ENAB	DE			DE
J4[38]	LP	Latch Pulse. Flat panel equivalent of HSYNC.	HSYNC	HSYNC			HSYNC
J4[39]	GND	Ground	GND	GND	GND	GND	GND
J4[40]	ENABKL	Enable Backlight. Can be programmed for other functions.	ENABKL	ENABKL			ENABKL
J4[41]	DDCDATA	Serial Data	DDCDATA	DDCDATA			DDCDATA
J4[42]	DDCCLK	Serial Data	DDCCLK	DDCCLK			DDCCLK
J4[43]	+3V	Power Supply	+3V	+3V	+3V	+3V	+3V
J4[44]	+3V	Power Supply	+3V	+3V	+3V	+3V	+3V

OBTAINING 24-BIT OUTPUT

To obtain 24-bit TFT output on the VSBC-8, you must download and install the V9654504.bin video BIOS from the [VSBC-8 Support Site](#). Use the Flash BIOS Update (FBU) utility to program this binary file as the new secondary video BIOS. See the [General BIOS Information](#) page for information on FBU.

After installing the new video BIOS, set jumper block V8 to select the secondary video BIOS:

V8[1-2] = Out

To configure the VSBC-8 for 640 x 480 24-bit output, set jumper block V6 as follows:

V6[1-2] = Out

V6[3-4] = In

V6[5-6] = In

To configure the VSBC-8 for 800 x 600 24-bit output, set jumper block V6 as follows:

V6[1-2] = In

V6[3-4] = Out

V6[5-6] = In

COMPATIBLE FLAT PANEL DISPLAYS

The following list of flat panel displays are reported to work properly with the ATi Rage™ XL / Mobility video controller chip used on the VSBC-8:

Manufacture	Model Number	Panel Size	Resolution	Interface	Panel Technology
Sharp	LQ084V1DG21	8.4"	640 x 480 18-bit	TTL	TFT
eVision Displays	xxx084S01 series	8.4"	800 x 600 18-bit	LVDS	TFT
au Optronix	B084SN01	8.4"	800 x 600 18-bit	LVDS	TFT
eVision Displays	xxx104S01 series	10.4"	800 x 600 18-bit	LVDS	TFT
au Optronix	B104SN01	10.4"	800 x 600 18-bit	LVDS	TFT
LG Philips	LB121S02	12.1"	800 x 600 18-bit	TTL	TFT
eVision Displays	xxx141X01 series	14.1"	1024 x 768 18-bit	LVDS	TFT

Ethernet Interface

The VSBC-8 features an industry-standard 10baseT / 100baseTX Ethernet interface based on the Intel 82551ER interface chip. While this interface is not NE2000 compatible, the 82551ER series is widely supported. Drivers are readily available to support a variety of operating systems such as QNX, VxWorks and other RTOS vendors.

BIOS CONFIGURATION

The Ethernet interface shares PCI interrupt “INTC*” with the AGP video controller and slot 2. The CMOS Setup screen is used to select the IRQ line routed to INTC*.

STATUS LED

Two colored LEDs (D1) located next to the RJ-45 connector provide an indication of the Ethernet status as follows:

Green LED (Link / Activity)

- ON Active Ethernet cable plugged into J2.
No Tx/Rx data activity.
- OFF Cable not plugged into J2
Cable not plugged into active hub
- BLINKING Active Ethernet cable plugged into J2.
Tx or Rx data activity detected on the cable

Yellow LED (Speed)

- ON 100baseTx (Fast) detected on Ethernet cable.
- OFF 10BaseTx (Slow) detected on Ethernet cable.

ETHERNET CONNECTOR

A board-mounted RJ-45 connector is provided to make connection with category 5 Ethernet cable. The Ethernet controller will autodetect 10BaseT/100BaseTX connections.

Table 14: RJ45 Ethernet Connector

J2 Pin	Signal Name	Function
4	IGND	Isolated Ground
5	IGND	Isolated Ground
6	R–	Receive Data –
3	R+	Receive Data +
7	IGND	Isolated Ground
8	IGND	Isolated Ground
2	T–	Transmit Data –
1	T+	Transmit Data +

Audio

The audio interface on the VSBC-8 is implemented using the Cirrus Logic CS4281 PCI based audio controller and the CS4297A audio Codec '97. This interface meets or exceeds Microsoft's PC 97, PC 98 and PC 99 audio performance requirements. Drivers are available for all Windows based operating systems. To obtain the most current versions, consult the VSBC-8 Product Support web page at www.VersaLogic.com/private/vsbc8support.asp.

J6 provides the low level stereo input and low level stereo output connection points. The outputs will drive any standard "powered" PC speaker set. Also, TTL level up / down volume controls are provided. An "up" pushbutton switch and a "down" pushbutton switch are normally connected between the appropriate pins on the connector and the ground reference. Activation of a switch results in the volume level stepping up or down.

SOFTWARE CONFIGURATION

The audio interface uses PCI interrupt "INTD*". The CMOS Setup screen is used to select the IRQ line routed to INTD*.

EXTERNAL CONNECTIONS

Connector J6 is configured so that a standard 4-pin CD-ROM audio connector can be used to directly provide the low level stereo input.

Table 15: Audio Connector

J6 Pin	Signal Name	Function
1	VOL-DN	Volume down switch input
3	GND	Switch Ground
7	VOL-UP	Volume up switch input
5	GND	Switch Ground
2,4,6,8,11,12,13,14,	AGND	Audio Ground
9	R-OUT	Right channel output
15	L-OUT	Left channel output
10	R-IN	Right channel input
16	L-IN	Left channel input

Watchdog Timer

A watchdog timer circuit is included on the VSBC-8 to reset the CPU or issue a NMI if proper software execution fails or a hardware malfunction occurs.

ENABLING THE WATCHDOG

To enable the watchdog to reset the CPU, set bit D0 and clear bit D2 in I/O port 0E0h (or 1E0h). When changing the contents of the register, make sure not to alter the value of the other bits. It is recommended to refresh the watchdog immediately prior to enabling the watchdog.

The following code example enables the watchdog:

```
mov    al,5Ah    ;Refresh the watchdog
out    E1h,al
in     al,E0h    ;Read existing value from port E0h
or     al,01h    ;Set bit D0
and    al,FBh    ;Clear bit D2
out    E0h,al    ;Update port E0h
```

To enable or disable the watchdog to issue an NMI, set or clear bit D1 in I/O port 0E0h (or 1E0h). When changing the contents of the register, make sure not to alter the value of the other bits. It is recommended to refresh the watchdog prior to enabling or disabling the watchdog. Bit D2 can be read to determine if watchdog timer has expired.

The following code example enables the watchdog NMI:

```
in     al,E0h
or     al,02h
out    E0h,al
```

Note: The watchdog timer powers up and resets to a disabled state.

REFRESHING THE WATCHDOG

If the watchdog timer is enabled, software must periodically refresh the watchdog timer at a rate faster than the timer is set to expire (1.0 sec minimum). Outputting a 5Ah to the *Watchdog Timer Hold-Off Register* at 0E1h (or 1E1h) resets the watchdog time-out period, see page 57 for additional information.

There is no provision for selecting a different timeout period using software.

The following code example refreshes the watchdog:

```
mov    al,5Ah
out    E1h,al
```

CPU Temperature Monitor

A thermometer circuit constantly monitors the die temperature of the CPU. This circuit can be used to detect over-temperature conditions which can result from fan or heat sink failure or excessive ambient temperatures.

CMOS Setup is used to set the temperature detection threshold. A status bit in the *Special Control Register* can be read to determine if the die temperature is above or below the threshold.

The system can be configured to generate a Non-Maskable Interrupt (NMI) when the temperature exceeds the threshold. See page 56 for additional information.

Analog Input

The VSBC-8 employ a multi-range, 12-bit A/D converter which will accept up to eight single-ended input signals. The converter features fast 6 microsecond conversion time, with channel independent input ranges of 0 to +5V, $\pm 5V$, 0 to +10V, and $\pm 10V$.

HARDWARE CONFIGURATION

There are no jumpers associated with the analog input circuitry.

EXTERNAL CONNECTIONS

Single-ended analog voltages are applied to connector J10 as shown in the table below.

Table 16: Analog Input Connector

J10 Pin	Signal Name	Function
1	ADCH0	Channel 0 Analog Input
2	ADCH1	Channel 1 Analog Input
3	ADGND	Analog Ground
4	ADCH2	Channel 2 Analog Input
5	ADCH3	Channel 3 Analog Input
6	ADGND	Analog Ground
7	ADCH4	Channel 4 Analog Input
8	ADCH5	Channel 5 Analog Input
9	ADGND	Analog Ground
10	ADCH6	Channel 6 Analog Input
11	ADCH7	Channel 7 Analog Input
12	ADGND	Analog Ground

Note: Connector J10 also includes signals for the Opto 22 interface.

Warning! All analog inputs are fault protected to $\pm 16V$ (board power on or off). Exceeding these maximums can cause permanent damage to the A/D converter circuitry. Such damage is not covered under warranty.

CALIBRATION

There are no calibration adjustments. Calibration, if desired, is accomplished by mathematical transformation in software.

ANALOG CONTROL REGISTER

ACR (WRITE) 00E4h (or 1E4h via CMOS Setup)

D7	D6	D5	D4	D3	D2	D1	D0
PD1	PD0	ACQMOD	RNG	BIP	A2	A1	A0

Table 17: Analog Control Register Bit Assignments

Bit	Mnemonic	Description																																				
D7, D6	PD1, PD0	<p>Clock and Power-Down Selection — These bits select the power savings mode and clock source for the A/D circuit.</p> <table><thead><tr><th>PD1</th><th>PD0</th><th>Mode</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>Normal Operation / External Clock Mode</td></tr><tr><td>0</td><td>1</td><td>Normal Operation / Internal Clock Mode</td></tr><tr><td>1</td><td>0</td><td>Standby Power-Down (STBYPD)</td></tr><tr><td>1</td><td>1</td><td>Full Power-Down (FULLPD)</td></tr></tbody></table> <p><i>Note: STBYPD and FULLPD selections do not affect the clock mode.</i></p>	PD1	PD0	Mode	0	0	Normal Operation / External Clock Mode	0	1	Normal Operation / Internal Clock Mode	1	0	Standby Power-Down (STBYPD)	1	1	Full Power-Down (FULLPD)																					
PD1	PD0	Mode																																				
0	0	Normal Operation / External Clock Mode																																				
0	1	Normal Operation / Internal Clock Mode																																				
1	0	Standby Power-Down (STBYPD)																																				
1	1	Full Power-Down (FULLPD)																																				
D5	ACQMOD	<p>Acquisition Mode — This bit selects the type of acquisition mode.</p> <p>ACQMOD = 0 Internal Acquisition. A write to the ACR register will initiate an acquisition interval whose duration is internally timed. Conversion starts when this six-clock-cycle acquisition interval (3.26μs) ends.</p> <p>ACQMOD = 1 External Acquisition. Use this mode for precise control of the sampling aperture and/or independent control of acquisition and conversion times. The acquisition and start-of-conversion is controlled with two separate writes to the ACR register. The first write, written with ACQMOD = 1, starts and acquisition interval of indeterminate length. The second write, written with ACQMOD = 0, terminates acquisition and starts conversion. However, if the second write contains ACQMOD = 1, an indefinite acquisition interval is restarted.</p> <p><i>Note: The address bits for the input mux (A0–A2) must have the same values on the first and second write pulses. Power-down mode bits (PD0, PD1) can assume new values on the second write.</i></p>																																				
D4, D3	RNG, BIP	<p>Range and Polarity Selection — These bits select the input range and polarity on a channel-by-channel basis.</p> <table><thead><tr><th>RNG</th><th>BIP</th><th>Input Range</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0 to +5V</td></tr><tr><td>1</td><td>0</td><td>0 to +10V</td></tr><tr><td>0</td><td>1</td><td>±5V</td></tr><tr><td>1</td><td>1</td><td>±10V</td></tr></tbody></table> <p><i>Warning! The board can be damaged if voltages in excess of ±16V are applied.</i></p>	RNG	BIP	Input Range	0	0	0 to +5V	1	0	0 to +10V	0	1	±5V	1	1	±10V																					
RNG	BIP	Input Range																																				
0	0	0 to +5V																																				
1	0	0 to +10V																																				
0	1	±5V																																				
1	1	±10V																																				
D2-D0	A2, A1, A0	<p>Input Channel Address — These bits select which input channel you wish to convert.</p> <table><thead><tr><th>A2</th><th>A1</th><th>A0</th><th>Channel</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>Channel 0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>Channel 1</td></tr><tr><td>0</td><td>1</td><td>0</td><td>Channel 2</td></tr><tr><td>0</td><td>1</td><td>1</td><td>Channel 3</td></tr><tr><td>1</td><td>0</td><td>0</td><td>Channel 4</td></tr><tr><td>1</td><td>0</td><td>1</td><td>Channel 5</td></tr><tr><td>1</td><td>1</td><td>0</td><td>Channel 6</td></tr><tr><td>1</td><td>1</td><td>1</td><td>Channel 7</td></tr></tbody></table>	A2	A1	A0	Channel	0	0	0	Channel 0	0	0	1	Channel 1	0	1	0	Channel 2	0	1	1	Channel 3	1	0	0	Channel 4	1	0	1	Channel 5	1	1	0	Channel 6	1	1	1	Channel 7
A2	A1	A0	Channel																																			
0	0	0	Channel 0																																			
0	0	1	Channel 1																																			
0	1	0	Channel 2																																			
0	1	1	Channel 3																																			
1	0	0	Channel 4																																			
1	0	1	Channel 5																																			
1	1	0	Channel 6																																			
1	1	1	Channel 7																																			

DIGITAL CONTROL / ANALOG STATUS REGISTER**DCAS (READ/WRITE) 00E2h (or 1E2h via CMOS Setup)**

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	Reserved	Reserved	Reserved	Reserved	DONE	DIRHI	DIRLO

Table 18: Digital Control / Analog Status Register Bit Assignments

Bit	Mnemonic	Description
D7-D3	Reserved	Reserved — These bits have no function.
D2	DONE	<p>Analog Input Conversion Complete — This status bit is used to determine when it is OK to read data from the A/D converter.</p> <p>DONE = 0 Conversion underway, data not yet available.</p> <p>DONE = 1 Analog input conversion has completed. Valid data is available to be read from the ADCLO and ADCHI registers. Done is reset to “0” when a new conversion is started.</p> <p><i>Note: This bit is not valid until an A/D conversion cycle has been triggered.</i></p>
D1	DIRHI	<p>Direction Control for Opto 22 Digital I/O Hi Port — This bit controls the input/output direction of the digital I/O signals DIO8–DIO15.</p> <p>DIRHI = 0 Input</p> <p>DIRHI = 1 Output</p> <p><i>Note: See page 50 for further information.</i></p>
D0	DIRLO	<p>Direction Control for Opto 22 Digital I/O Lo Port — This bit controls the input/output direction of the digital I/O signals DIO0–DIO7.</p> <p>DIRLO = 0 Input</p> <p>DIRLO = 1 Output</p> <p><i>Note: See page 50 for further information.</i></p>

ADC DATA HIGH REGISTER**ADCHI (READ) 00E5h (or 1E5h via CMOS Setup)**

D7	D6	D5	D4	D3	D2	D1	D0
D11 / 0	D11 / 0	D11 / 0	D11 / 0	D11	D10	D9	D8

The ADCHI register is a read register containing the upper 4 bits of data from the A/D conversion results. It is used in conjunction with the ADCLO register to read the complete 12-bit data word.

When reading data, it is normal convention to read the ADCLO register first, followed by the ADCHI register.

Table 19: ADCHI Bit Assignments

Bit	Mnemonic	Description
D7-D4	D11 / 0	Sign Extension — These four bits read as “0” in unipolar input mode (BIP = 0), in bipolar input mode, D11 is duplicated (sign extended) into these four bits.
D3-D0	D11-D8	A/D Input Data (Most Significant Nibble) — These bits contain data bits D11 through D8 of the conversion results.

ADC DATA LOW REGISTER**ADCLO (READ) 00E4h (or 1E4h via CMOS Setup)**

D7	D6	D5	D4	D3	D2	D1	D0
D7	D6	D5	D4	D3	D2	D1	D0

The ADCLO register is a read register containing the lower 8 bits of data from the A/D conversion results. It is used in conjunction with the ADCHI register to read the complete 12-bit data word.

After a conversion is complete (as reported by the DONE bit in the ADCSTAT register) the ADCLO register should be read first, followed by the ADCHI register. A word-wide input instruction from the ADCLO register (in ax,dx) will fetch data from both registers in the proper sequence.

The data registers are located on an even address boundary to facilitate efficient single-cycle reading of the A/D data.

Table 20: ADCLO Bit Assignments

Bit	Mnemonic	Description
D7-D0	ADCDATA	A/D Input Data (Least Significant Byte) — These bits contain data bits D7 through D0 of the conversion results.

TWO'S COMPLEMENT DATA FORMAT (±5V AND ±10V ONLY)

The A/D converter translates applied analog voltages into 12-bit, two's complement digital words. The full analog input range is divided into 4096 steps. The output code (0000h) is associated with a mid-range analog value of 0 Volts (ground).

The formulas for calculating analog or digital values are given by:

$$Digital = \left[\frac{Analog}{Step} \right] \quad Analog = Step \times Digital$$

Where:

Analog = Applied voltage

Digital = A/D Conversion Data

Step = 0.004882813 Volts (±10V)
0.002441406 Volts (±5V)

Sample values are shown in the table below:

Table 21: Two's Complement Data Format

±5V Input Voltage	±10V Input Voltage	Hex	Decimal	Comment
+5.000000	+10.000000	—	—	Out of range
+4.997559	+9.995117	07FFh	2047	Maximum positive voltage
+2.500000	+5.000000	0400h	1024	Positive half scale
+1.250000	+2.500000	0200h	512	Positive quarter scale
+0.002441	+0.004883	0001h	1	Positive 1 LSB
0.000000	0.000000	0000h	0	Zero (ground input)
-0.002441	-0.004883	FFFFh	-1	Negative 1 LSB
-1.250000	-2.500000	FE00h	-512	Negative quarter scale
-2.500000	-5.000000	FC00h	-1024	Negative half scale
-5.000000	-10.000000	F800h	-2048	Maximum negative voltage

BINARY FORMAT (0 TO +5V AND 0 TO +10V ONLY)

The full analog input range is divided into 4096 steps. The output code (0000h) is associated with an analog input voltage of 0 Volts (ground). All codes are considered positive.

The formulas for calculating analog or digital values are given by:

$$Digital = \left\lceil \frac{Analog}{Step} \right\rceil \quad Analog = Step \times Digital$$

Where:

Analog = Applied voltage

Digital = A/D Conversion Data

Step = 0.002441406 Volts (0 to +10V Range)
0.001220703 Volts (0 to +5V Range)

Sample values are shown in the table below:

Table 22: Binary Data Format

0 to +5V Input Voltage	0 to +10V Input Voltage	Hex	Decimal	Comment
+5.000000	+10.000000	—	—	Out of range
+4.998779	+9.997559	0FFFh	4095	Maximum voltage
+2.500000	+5.000000	0800h	2048	Half scale
+1.250000	+2.500000	0400h	1024	Quarter scale
+0.001220	+0.002441	0001h	1	1 LSB
0.000000	0.000000	0000h	0	Zero (ground input)

ANALOG INPUT CODE EXAMPLE

The following code example illustrates the procedure for reading a $\pm 10V$ analog voltage from channel 0:

```

OUT    0E4h,18h    ;Select channel 0 and begin conversion
BUSY:  IN    AL,0E2h ;Get A/D status
      AND    AL,04h  ;Isolate the DONE bit
      JZ     BUSY    ;Loop back if conversion isn't complete
DONE:  MOV    DX,00E4h ;Point to ADCLO register
      IN     AX,DX   ;16-bit input reads ADCLO and ADCHI into AX

```


USB 1.1 Interface

A USB 1.1(Universal Serial Bus) connector provides a common interface to connect a wide variety of keyboards, modems, mice, and telephony devices to the VSBC-8. With USB 1.1, there is no need to have separate connectors for many common PC peripherals.

The USB 1.1 interface on the VSBC-8 is UHCI (Universal Host Controller Interface) compatible, which provides a common industry software/hardware interface.

Table 23: USB 1.1 Interface Connector

J7 Pin	Signal Name	Function
1	USBPWR1	+5V (Protected)
2	USBP00	Channel 0 Data –
3	USBP01	Channel 0 Data +
4	GND1	Digital Ground
5	GND	Cable Shield
6	GND	Cable Shield
7	GND1	Digital Ground
8	USBP11	Channel 1 Data +
9	USBP10	Channel 1 Data –
10	USBPWR1	+5V (Protected)

Warning! Connector J7 is not numbered in the conventional manner as most dual-row headers. Care must be taken to attach the USB 1.1 adapter cables as shown below to prevent voltage reversal.




Figure 12. USB 1.1 Connector Orientation Diagram

This connector is protected with IEC 61000-4-2(Level 4) rated TVS components to help protect against ESD damage.

Opto 22 (Digital I/O) Interface

The VSBC-8 includes a 16-channel digital I/O interface. The digital lines are grouped as two 8-bit bi-directional ports. The direction of each port is controlled by software, and each signal is pulled-up to +5V with a 10K ohm resistor.

The 24 mA source/sink drive and short protected outputs are an excellent choice for industrial TTL interfacing, or they can be used to interface directly (plug compatible) with standard opto-isolated modular I/O racks.

EXTERNAL CONNECTIONS

Table 24: Digital I/O Connector

J10	Signal	
Pin	Name	Function
13	NC	No Connection
14	GND	Digital Ground
15	NC	No Connection
16	GND	Digital Ground
17	DIO0	OPTO 22 Module 15
18	GND	Digital Ground
19	DIO1	OPTO 22 Module 14
20	GND	Digital Ground
21	DIO2	OPTO 22 Module 13
22	GND	Digital Ground
23	DIO3	OPTO 22 Module 12
24	GND	Digital Ground
25	DIO4	OPTO 22 Module 11
26	GND	Digital Ground
27	DIO5	OPTO 22 Module 10
28	GND	Digital Ground
29	DIO6	OPTO 22 Module 9
30	GND	Digital Ground
31	DIO7	OPTO 22 Module 8
32	GND	Digital Ground
33	DIO8	OPTO 22 Module 7
34	GND	Digital Ground
35	DIO9	OPTO 22 Module 6
36	GND	Digital Ground
37	DIO10	OPTO 22 Module 5
38	GND	Digital Ground
39	DIO11	OPTO 22 Module 4
40	GND	Digital Ground
41	DIO12	OPTO 22 Module 3
42	GND	Digital Ground
43	DIO13	OPTO 22 Module 2
44	GND	Digital Ground
45	DIO14	OPTO 22 Module 1
46	GND	Digital Ground
47	DIO15	OPTO 22 Module 0
48	GND	Digital Ground
49	PWR	+5V Rack Power*
50	GND	Digital Ground

* Optional. Refer to jumper V4 on page 17.

Note: The digital signals on connector J10 are shared with the analog input interface.

RACK POWER

When jumper V4 is installed, up to 250 mA can be drawn from J10 pin 49 to power the Opto 22 interface rack or other external equipment. The power output is protected by a self resetting circuit breaker.

Warning! If the I/O rack is powered by a separate external supply, the power jumper on the I/O rack or jumper V4 must be removed.

SIGNAL DIRECTION

The 16 I/O signals are divided into two 8-bit I/O ports. The direction of each port is controlled by the DIRHI and DIRLO bits in the DCAS register (see page 44).

DIGITAL I/O DATA PORTS

DIOHI (READ/WRITE) 00E7h (or 1E7h via CMOS Setup)

D7	D6	D5	D4	D3	D2	D1	D0
DIO15	DIO14	DIO13	DIO12	DIO11	DIO10	DIO9	DIO8

DIOLO (READ/WRITE) 00E6h (or 1E6h via CMOS Setup)

D7	D6	D5	D4	D3	D2	D1	D0
DIO7	DIO6	DIO5	DIO4	DIO3	DIO2	DIO1	DIO0

Table 25: Register Bit Assignments

Bit	Mnemonic	Description
D7-D0	DIO15–DIO8 DIO7–DIO0	Digital I/O Data — Data written to these register is driven onto the Opto 22 Digital I/O port signals when the port direction is set to output mode. When the port is in input mode, these bits reflect the input state of the signal lines. DIO = 0 Signal low (GND) DIO = 1 Signal high (+5V) Note: Opto 22 modules use inverted logic. An "on" module is a "0" logic level.

Auxiliary Timer/Counter Channels

The VSBC-8 includes three uncommitted 8254 type counter/timer channels for general application program use. Control signals for the three channels are available on connector J8.

JUMPER CONFIGURATION

Jumper V1 selects the clock source for channels 4 and 5. Options include:

- Internal 6 MHz timebase
- External clock from connector J8
- Cascading channels 4 and 5 together for 32-bit counter/timer operations

See page 17 for jumper configuration details.

EXTERNAL CONNECTIONS

Table 26: Counter/Timer I/O Connector

J8 Pin	Signal Name	Function
1	OCTC3	CTC Channel 3 Output
2	GCTC3	CTC Chan 3 Gate Input
3	ICTC4	CTC Channel 4 Input
4	GND	Digital Ground
5	OCTC4	CTC Channel 4 Output
6	GCTC4	CTC Chan 4 Gate Input
7	ICTC5	CTC Channel 5 Input
8	GND	Digital Ground
9	OCTC5	CTC Channel 5 Output
10	GCTC5	CTC Chan 5 Gate Input

COUNTER / TIMER REGISTERS

Table 27: Counter / Timer Registers

Mnemonic	R/W	Address	Name
T3CNT	R/W	0044h	Timer 3 Count Load/Read
T4CNT	R/W	0045h	Timer 4 Count Load/Read
T5CNT	R/W	0046h	Timer 5 Count Load/Read
TCW	W	0047h	Timer Control Word

OPERATION

Operational details for this industry standard 8254 type counter/timer chip are beyond the scope of this manual. Register details, operational modes, and programming information can be obtained from the VersaLogic website by downloading the 8254.PDF data sheet.

PC/104 Expansion Bus

The VSBC-8 will accept up to four PC/104 and/or four PC/104-*Plus* expansion modules. Both 3.3V and 5.0V modules are supported.

ARRANGING THE STACK

If PC/104-*Plus* modules will be used, they go on the stack first (closest to the VSBC-8 circuit board). The first module is called "slot 0", the next module is "slot 1", and the third module is "slot 2". Make sure to correctly configure the "slot position" jumpers on each PC/104-*Plus* module to match its physical position in the stack.

The BIOS automatically configures the I/O ports and Memory map allocation, including allocation of interrupts.

PC/104 modules are stacked on top of the PC/104-*Plus* modules; 16-bit modules first followed by 8-bit PC/104 modules. Lastly, non-standard modules which lack feedthrough connectors should be assembled on top of the stack.

Note Some modules may require –12V and/or –5V for correct operation. Check that the proper connections to the 3-pin auxiliary power input connector (J3) are made if your expansion module(s) use these voltages. See pages 14 and 19 for details.

I/O CONFIGURATION

PC/104 Modules

PC/104 I/O modules should be addressed in the 100h – 3FFh address range. Care must be taken to avoid the I/O addresses shown in the *On-Board I/O Devices* table on page 54. These ports are used by on-board peripherals and video devices.

PC/104-Plus Modules

PC/104-*Plus* modules do not use CPU I/O addressing. No configuration is necessary except to jumper the expansion module for the correct stack position.

Memory and I/O Map

MEMORY MAP

The lower 1 MB memory map of the VSBC-8 is arranged as shown in the following table.

Various blocks of memory space between C0000h and FFFFFh can be shadowed. CMOS setup is used to enable or disable this feature.

Table 28: Memory Map

Start Address	End Address	Comment
F0000h	FFFFFh	System BIOS
E0000h	FFFFFh	Flash Page, System BIOS, BBSRAM,DOC, BIOS Ext.
D8000h	DFFFFh	DOC or PC/104
D0000h	D7FFFh	PC/104
C0000h	CFFFFh	Video BIOS
A0000h	BFFFFh	Video RAM
00000h	9FFFFh	System RAM

I/O MAP

The following table lists the common I/O devices in the VSBC-8 I/O map. User I/O devices should be added using care to avoid the devices already in the map as shown below.

Table 29: On-Board I/O Devices

I/O Device	Standard I/O Addresses	Alternate * I/O Addresses
Auxiliary Counter/Timer Channels	44h – 47h	
Special Control Register	0E0h	1E0h
Watchdog Hold-Off Register	0E1h	1E1h
Digital Control / Analog Status Register	0E2h	1E2h
Map and Paging Control Register	0E3h	1E3h
Analog Control / ADC Low Register	0E4h	1E4h
ADC High Data Register	0E5h	1E5h
Digital I/O Low Data Register	0E6h	1E6h
Digital I/O High Data Register	0E7h	1E7h
Secondary Hard Drive Controller	170h – 177h	
Primary Hard Drive Controller	1F0h – 1F7h	
COM4 Serial Port	2E8h – 2EFh	
COM2 Serial Port	2F8h – 2FFh	
Super I/O (COM 3 & 4)	370h – 371h	
LPT1 Parallel Port	378h – 37Fh	
SVGA Video	3B0h – 3DFh	
COM3 Serial Port	3E8h – 3EFh	
Floppy Disk Controller	3F0h – 3F7h	
Super I/O	3F0h – 3F1h	
COM1 Serial Port	3F8h – 3FFh	

* User selectable via CMOS Setup.

Note

The I/O ports occupied by on-board devices are freed up when the device is disabled in CMOS Setup.

Interrupt Configuration

The VSBC-8 has the standard complement of PC type interrupts. Ten non-shared interrupts are routed to the PC/104 bus, and up to four IRQ lines can be allocated as needed to PCI devices.

There are no interrupt configuration jumpers. The entire configuration is handled through CMOS Setup. The switches in the diagram below indicate the various CMOS Setup options. Closed switches show factory default settings.

Note If your design needs to use interrupt lines on the PC/104 bus, we recommend using IRQ5, IRQ9, and/or IRQ10.




Figure 13. Interrupt Circuit Diagram

Special Control Register

SCR (READ/WRITE) 00E0h (or 1E0h via CMOS Setup)

D7	D6	D5	D4	D3	D2	D1	D0
LED	GPI	OVERTEMP	HDOGNMI	THROTTLE	WDOGSTAT	WDOGNMI	WDOGRST

Table 30: Special Control Register Bit Assignments

Bit	Mnemonic	Description
D7	LED	Light Emitting Diode — Controls the programmable LED connector J9 LED = 0 Turns LED off. LED = 1 Turns LED on.
D6	GPI	General Purpose Input — Indicates the status of jumper V8[5-6]. GPI = 0 Jumper Out GPI = 1 Jumper In <i>Note: This bit is a read-only bit</i>
D5	OVERTEMP	Temperature Status — Indicates CPU temperature. TEMP = 0 CPU temperature is below value set in CMOS Setup TEMP = 1 CPU temperature is above value set in CMOS Setup <i>Note: This bit is a read-only bit.</i>
D4	HDOGNMI	Non-Maskable Interrupt Enable — Controls the generation of Non-Maskable interrupts whenever the CPU temperature sensor detects an over-temperature condition. NMIEN = 0 Disable NMIEN = 1 Enable
D3	THROTTLE	Processor Throttle Enable — Enables processor throttling. Throttling percentage set in CMOS. (Always enabled on the VSBC-8g and VSBC-8m) THROTTLE = 0 Disable THROTTLE = 1 Enable <i>Note: This bit can only be cleared by resetting CPU on VSBC-8g and VSBC-8m.</i>
D2	WDOGSTAT	WDOG STATUS — Indicates if the watchdog timer has expired. WDOGSTAT = 0 Timer has not expired. WDOGSTAT = 1 Timer has expired.
D1	WDOGNMI	Watch Dog Non-Maskable Interrupt Enable — Enables the generation of a Non-Maskable Interrupt when the watchdog timer expires. WDOGNMI = 0 Disables WDOGNMI = 1 Enables
D0	WDOGRST	Watch Dog Reset Enable — Enables and disables the watchdog timer reset circuit. WDOGEN = 0 Disables WDOGEN = 1 Enables

Revision Indicator Register

REVIND (READ ONLY) 00E1h (or 1E1h via CMOS Setup)

D7	D6	D5	D4	D3	D2	D1	D0
PC4	PC3	PC2	PC1	PC0	TC0	REV1	REV0

This register is used to indicate the revision level of the VSBC-8 product.

Bit	Mnemonic	Description															
D7-D3	PC4-PC0	<p>Product Code — These bits are hard coded to represent the product type. The VSBC-8 will always read as 00001. Other codes are reserved for future products.</p> <table><thead><tr><th>PC4</th><th>PC3</th><th>PC2</th><th>PC1</th><th>PC0</th><th>Product Code</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>VSBC-8</td></tr></tbody></table> <p><i>Note: These bits are read-only.</i></p>	PC4	PC3	PC2	PC1	PC0	Product Code	0	0	0	0	1	VSBC-8			
PC4	PC3	PC2	PC1	PC0	Product Code												
0	0	0	0	1	VSBC-8												
D2	TC0	<p>Throttling Code — This bit specifies how throttling is enabled at power-up and reset.</p> <table><tbody><tr><td>0 = VSBC-8h VSBC-8k</td><td>No Throttling</td></tr><tr><td>1 = VSBC-8g VSBC-8m</td><td>Throttling set at 37.5%</td></tr></tbody></table> <p><i>Note: This bit is read-only.</i></p>	0 = VSBC-8h VSBC-8k	No Throttling	1 = VSBC-8g VSBC-8m	Throttling set at 37.5%											
0 = VSBC-8h VSBC-8k	No Throttling																
1 = VSBC-8g VSBC-8m	Throttling set at 37.5%																
D1-D0	REV1-REV0	<p>Revision Level — These bits are represent the VSBC-8 circuit revision level.</p> <table><thead><tr><th>REV1</th><th>REV0</th><th>Revision Level</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>Rev 3.xx</td></tr><tr><td>0</td><td>1</td><td>Rev 4.xx</td></tr><tr><td>1</td><td>0</td><td>Reserved</td></tr><tr><td>1</td><td>1</td><td>Reserved</td></tr></tbody></table> <p><i>Note: These bits are read-only.</i></p>	REV1	REV0	Revision Level	0	0	Rev 3.xx	0	1	Rev 4.xx	1	0	Reserved	1	1	Reserved
REV1	REV0	Revision Level															
0	0	Rev 3.xx															
0	1	Rev 4.xx															
1	0	Reserved															
1	1	Reserved															

Watchdog Timer Hold-Off Register

WDHOLD (WRITE ONLY) 00E1h (or 1E1h via CMOS Setup)

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	1	0

A watchdog timer circuit is included on the VSBC-8 board to reset the CPU and/or generate a NMI if proper software execution fails or a hardware malfunction occurs. The watchdog timer is controlled by the SCR.

If the watchdog timer is enabled, software must periodically refresh the watchdog timer at a rate faster than the timer is set to expire (1000 ms minimum). Writing a 5Ah to WDHOLD resets the watchdog timeout period.

Map and Paging Control Register

MPCR (READ/WRITE) 00E3h (or 1E3h via CMOS Setup)

D7	D6	D5	D4	D3	D2	D1	D0
FPGEN	DPGEN	SPGEN	SB-SEL	VB-SEL	PG2	PG1	PG0

Table 31: Map and Paging Control Register Bit Assignments

Bit	Mnemonic	Description																																				
D7	FPGEN	FLASH Paging Enable — Enables a 64K page frame from E0000h to EFFFFh. Used to gain access to the on-board FLASH memory. FPGEN = 0 FLASH page frame disabled. FPGEN = 1 FLASH page frame enabled. <i>Note: This bit is for factory use only. It is used to write user default CMOS setup values to FLASH and to upgrade the system BIOS. When FPGEN = 1, the Page Select bits are used to access various blocks within the FLASH.</i>																																				
D6/D5	DPGEN/ SPGEN	DiskOnChip/Battery Backed SRAM Enable — <table><tr><th>DPGEN</th><th>SPGEN</th><th></th></tr><tr><td>0</td><td>0</td><td>DOC and BBSRAM disabled</td></tr><tr><td>0</td><td>1</td><td>BBSRAM enabled E000h-EFFFFh</td></tr><tr><td>1</td><td>0</td><td>DOC enabled E000h-EFFFFh</td></tr><tr><td>1</td><td>1</td><td>DOC enabled D800h-DFFFFh</td></tr></table>	DPGEN	SPGEN		0	0	DOC and BBSRAM disabled	0	1	BBSRAM enabled E000h-EFFFFh	1	0	DOC enabled E000h-EFFFFh	1	1	DOC enabled D800h-DFFFFh																					
DPGEN	SPGEN																																					
0	0	DOC and BBSRAM disabled																																				
0	1	BBSRAM enabled E000h-EFFFFh																																				
1	0	DOC enabled E000h-EFFFFh																																				
1	1	DOC enabled D800h-DFFFFh																																				
D4	SB-SEL	System BIOS Selection — Indicates the status of jumper V8[1-2] SB-SEL = 0 Jumper out, Secondary System BIOS selected. SB-SEL = 1 Jumper in, Primary System BIOS selected. <i>Note: This bit is a read-only bit.</i>																																				
D3	VB-SEL	Video BIOS Selection — Indicates the status of jumper V8[3-4] VB-SEL = 0 Jumper out, Secondary Video BIOS selected. VB-SEL = 1 Jumper in, Primary Video BIOS selected. <i>Note: This bit is a read-only bit.</i>																																				
D2-D0	PG2-PG0	Page Select — Selects which 64K block of FLASH or BBSRAM will be mapped into the page frame at E0000h to EFFFFh <table><tr><th>PG2</th><th>PG1</th><th>PG0</th><th>Memory Range within FLASH</th></tr><tr><td>0</td><td>0</td><td>0</td><td>000000h to 00FFFFh</td></tr><tr><td>0</td><td>0</td><td>1</td><td>010000h to 01FFFFh</td></tr><tr><td>0</td><td>1</td><td>0</td><td>020000h to 02FFFFh</td></tr><tr><td>0</td><td>1</td><td>1</td><td>030000h to 03FFFFh</td></tr><tr><td>1</td><td>0</td><td>0</td><td>040000h to 04FFFFh</td></tr><tr><td>1</td><td>0</td><td>1</td><td>050000h to 05FFFFh</td></tr><tr><td>1</td><td>1</td><td>0</td><td>060000h to 06FFFFh</td></tr><tr><td>1</td><td>1</td><td>1</td><td>070000h to 07FFFFh</td></tr></table>	PG2	PG1	PG0	Memory Range within FLASH	0	0	0	000000h to 00FFFFh	0	0	1	010000h to 01FFFFh	0	1	0	020000h to 02FFFFh	0	1	1	030000h to 03FFFFh	1	0	0	040000h to 04FFFFh	1	0	1	050000h to 05FFFFh	1	1	0	060000h to 06FFFFh	1	1	1	070000h to 07FFFFh
PG2	PG1	PG0	Memory Range within FLASH																																			
0	0	0	000000h to 00FFFFh																																			
0	0	1	010000h to 01FFFFh																																			
0	1	0	020000h to 02FFFFh																																			
0	1	1	030000h to 03FFFFh																																			
1	0	0	040000h to 04FFFFh																																			
1	0	1	050000h to 05FFFFh																																			
1	1	0	060000h to 06FFFFh																																			
1	1	1	070000h to 07FFFFh																																			

Appendix A – Other References



PC Chipset <i>440 BX Chipset</i>	Intel Corporation (www.intel.com/design/index.htm)
Ethernet Controller	Intel 82551ER (www.intel.com/design/index.htm)
Video Controller <i>Rage XL / Mobility</i>	ATi (ati.amd.com/)
A/D Converter <i>Maxim 197</i>	Maxim Integrated Products , (www.maxim-ic.com)
PC/104 Specification <i>PC/104 Resource Guide</i>	PC/104 Consortium , (www.controlled.com/pc104)
CPU Chips <i>Pentium III, Celeron</i>	Intel Corporation , (www.intel.com/design/index.htm)
PC/104-Plus Specification <i>PC/104 Resource Guide</i>	VersaLogic Corp. , (www.VersaLogic.com)
General PC Documentation <i>The Undocumented PC</i>	Powell's Books (www.powells.com)
Audio Controller <i>CS4281/CS4297</i>	Cirrus Logic , (www.cirrus.com)

Appendix B – Generated Frequencies

B

The following frequencies on the VSBC-8 board can be measured for EMI/EMC testing.

Table 32: Generated Frequencies

Component	Frequencies	Notes
10/100 Ethernet	25 MHz	Y1 crystal, U7 82559ER chip.
RTC	32.768 kHz	Y2 crystal, U12B PIIX4E chip.
Audio	24.576 MHz	Y3 crystal, U1 CS4297A chip.
System Clock	14.318 MHz	Y4 crystal, U11 Pentium/Pro ICS9148-49 chip.
REF Clock	14.318 MHz	
IOAPC Clock	14.318 MHz	
PCI Clock	33.3 MHz	
Video	29.498928 MHz	Y5 crystal, U6 ATi video chip.
CPU Front Side Bus	66.6 MHz or 100 MHz	Selected by the processor.
PCI Bus	33.3 MHz	Fixed frequency.
ISA Bus	8 MHz	
VCore Switching Register	300 kHz	Switching frequency
Memory	66 MHz or 100 MHz	Same speed as the Front Side Bus.