

Features



- N-Channel, 10V Logic Level Control
- Enhancement mode
- Fast Switching
- Pb-free lead plating; RoHS compliant

V_{DS}	600	V
$R_{DS(on),TYP@ V_{GS}=10V}$	5	Ω
I_D	2	A



Part ID	Package Type	Marking	Tape and reel information
VS2N60AD	TO-252	2N60AD	2500pcs/Reel

TO-252



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter		Rating	Unit
V _{(BR)DSS}	Drain-Source breakdown voltage		600	V
V _{GS}	Gate-Source voltage		±30	V
I _S	Diode continuous forward current	T _C =25°C	2	A
I _D	Continuous drain current @V _{GS} =10V	T _C =25°C	2	A
		T _C =100°C	1	A
I _{DM}	Pulse drain current tested ①	T _C =25°C	8	A
I _{DSM}	Continuous drain current @V _{GS} =10V	T _A =25°C	0.4	A
		T _A =70°C	0.1	A
EAS	Avalanche energy, single pulsed ②		64	mJ
P _D	Maximum power dissipation	T _C =25°C	28	W
P _{DSM}	Maximum power dissipation ③	T _A =25°C	1.25	W
T _{STG} , T _J	Storage and Junction Temperature Range		-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	4.5	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	100	$^\circ\text{C/W}$

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _j =25°C (unless otherwise stated)						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	600	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =600V,V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T _j =125°C)	V _{DS} =480V,V _{GS} =0V	--	--	50	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±30V,V _{DS} =0V	--	--	±100	nA
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} ,I _D =250μA	2.4	--	3.7	V
R _{DS(ON)}	Drain-Source On-State Resistance ④	V _{GS} =10V, I _D =1A	--	5	6.2	Ω
Dynamic Electrical Characteristics @ T _j = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =30V,V _{GS} =0V, f=1MHz	160	210	260	pF
C _{oss}	Output Capacitance		--	25	--	pF
C _{rss}	Reverse Transfer Capacitance		--	5	--	pF
R _g	Gate Resistance	f=1MHz	--	6.6	--	Ω
Q _g	Total Gate Charge	V _{DS} =480V,I _D =2A, V _{GS} =10V	--	6.6	--	nC
Q _{gs}	Gate-Source Charge		--	2.3	--	nC
Q _{gd}	Gate-Drain Charge		--	2.5	--	nC
Switching Characteristics						
t _{d(on)}	Turn-on Delay Time	V _{DD} =300V, I _D =2A, R _G =25Ω, V _{GS} =10V	--	19	--	ns
t _r	Turn-on Rise Time		--	10	--	ns
t _{d(off)}	Turn-Off Delay Time		--	28	--	ns
t _f	Turn-Off Fall Time		--	15	--	ns
Source- Drain Diode Characteristics@ T _j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =2A,V _{GS} =0V	--	0.9	1.2	V
t _{rr}	Reverse Recovery Time	T _j =25°C,I _{sd} =2A, V _{GS} =0V	--	97	--	ns
Q _{rr}	Reverse Recovery Charge	di/dt=100A/μs	--	0.24	--	μC

NOTE:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{jmax} , starting $T_j = 25^{\circ}\text{C}$, $L = 10.0\text{ mH}$, $V_{DD} = 50V$, $R_G = 25\Omega$. Part not recommended for use above this value
- ③ The power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C .
- ④ Pulse width $\leq 300\mu s$; duty cycles $\leq 2\%$.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate-Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. T_j




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area

Typical Characteristics




Fig7. Typical Capacitance Vs.Drain-Source Voltage




Fig8. Typical Gate Charge Vs.Gate-Source Voltage




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms






Fig11. Switching Time Test Circuit and waveforms

Marking Information

- 1st line: Vanguard Code (Vs), Vanguard Logo
2nd line: Part Number (2N60AD)
3rd line: Date code (XXXYWW)
XXX: Wafer Lot Number
Y: Year Code, e.g. E means 2017
WW: Week Code

TO-252 Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	2.20	2.30	2.38
A₁	0.46	0.50	0.63
b	0.64	0.76	0.89
b₁	0.77	0.85	1.14
b₂	5.00	5.33	5.46
c	0.458	0.508	0.558
D₁	5.98	6.10	6.223
D₂	5.21	--	--
E	6.40	6.60	6.731
E₁	4.40	--	--
e	2.286 BSC		
e₁	--	4.57	--
H_D	9.40	10.00	10.40
L	2.743 REF		
L₁	1.40	1.52	1.77
L₂	0.50	0.80	1.01
w	--	0.20	--
y	--	--	0.20

Notes:

1. Refer to JEDEC TO-252 variation AA
2. Dimension "E" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.1524mm per side.
3. Dimension "D₁" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.1524mm per end.

Customer Service

Sales and Service:

sales@vgsemi.com

Vanguard Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com