

VS23S010C-L - 1 Megabit SPI SRAM with Serial and Parallel Interfaces and Integrated Video Display Controller

Features

- Flexible 1.5V 3.6V operating voltage
- 131,072 x 8-bit SRAM organization
- Serial Peripheral Interface (SPI) mode 0 compatible
 - Byte, Page and Sequential modes
 - Supports Single, Dual and Quad I/O read and write
 - Fast operation: the whole memory can be filled in 262158 or read in 262159 cycles (Quad-I/O SPI, Quad address mode)
 - XHOLD and XWP pins
- 8-bit Parallel Interface (Simplified 8080 and NAND FLASH Type Interface)
 - Sequential read and write in 4 byte blocks
 - Fast operation, the whole memory can be filled or read in 131077 cycles
- Integrated Video Display Controller with Video DAC
 - Supports NTSC and PAL video formats
 - Fully configurable by user
 - 9-bit Video DAC and 8x Video PLL
- High operating frequencies
 - Up to 36 MHz for SPI
 - Over 35 MHz for Video Display Controller
 - 15 MHz for 8-bit parallel interface
 - (TBD) MHz for SRAM writes when Video Display Controller enabled
- Active Low-power
 - Read current 200 μ A at 1 MHz (Single I/O, SO=0, T_A=+85°C, VDD=3.3V)
- Industrial temperature range
 -40°C to + 85°C
- Pb-Free and RoHS compliant

Description

The VLSI Solution VS23S010C-L is an easyto-use and versatile serial SRAM device. The memory is accessed via an SPI compatible serial bus. The device also contains Video Display Controller, which can be configured to continuously output analog video from the memory array data to implement a video frame buffer.

Alternatively, a 8-bit parallel interface can be used to access the SRAM instead of the SPI.

To sum up, there are four separate operating modes in VS23S010C-L:

- SPI Single, Dual, or Quad operation and 4 General Purpose I/O pins
- SPI Single, Dual, or Quad operation and simultaneous Video Display Controller
- 8-bit Parallel Interface operation
- 8-bit Parallel Interface operation and simultaneous Video Display Controller

Applications

- Microcontroller RAM extension
- VoIP and internet data stream buffer
- Audio data buffer
- Video frame buffer




Figure 1: LQFP48 pin out (not to scale)



Operating Modes

VS23S010C-L operates in one of four modes: SPI, SPI and Video Display Controller, 8-bit parallel mode or 8-bit parallel mode and Video Display Controller.




Figure 2: SPI or 8-bit parallel interface and Video Display Controller can be enabled at the same time.


In SPI mode SRAM and control registers can be accessed. Dual-I/O and Quad-I/O modes are used only for SRAM read and write.

When Video Display Controller is enabled SPI can be used simultaneously. There is an additional limit to maximum SPI access rate in this mode.


When 8-bit parallel interface is used to access SRAM, SPI must be inactive. Video Display Controller can be operational simultaneously. However, Video Display Controller can be controlled only by SPI. There is a limit to maximum access rate for 8-bit parallel interface when Video Display Controller is en-

abled.

Following are connection examples for different operating modes. Some I/Os of VS23S010C-L are unconnected, because they have internal pull-up or pull-down resistors. Note also, that power and ground connections are not shown in the following examples.




SPI connection, basic configuration



SPI Dual-I/O connection







Contents

vs	S23S010C		1
Та	ble of Con	ntents	4
Lis	st of Figur	res	6
1	Disclaime	er	8
2	Definitior	ns	8
3	3.1 Abs 3.2 DC 3.3 AC 3 3 3 3.4 Cur 3 3 3.4 Cur 3 3	I Characteristics & Specifications solute Maximum Ratings Characteristics Characteristics 3.3.1 General 3.3.2 SPI Mode 3.3.3 Video Display Controller Mode 3.3.4 8-bit Parallel Interface Mode 8.4.1 SPI Mode 3.4.2 Video Display Controller Mode 3.4.3 8-bit Parallel Interface Mode	9 10 10 11 14 15 16 16 17
4	4.1 Nar	s and Pin Descriptions rrow SOIC8	
5	Connecti 5.1 Cor	on Guidelines	22 22
6	6 6 6.2 Vid 6 6 6 6 6 6 6 6 6 6 6 6 6	peration 1.1 Word, Page and Sequential Operation Modes 5.1.2 Dual-I/O and Quad-I/O Operation 5.1.3 Multi-IC Operation 6.1.3 Multi-IC Operation 6.1.4 Block General Description 6.2.1 Block General Description 6.2.2 Parameters of Video Display Controller 6.2.3 Memory Organization 6.2.4 8x PLL and Clock Switch 6.2.5 Color Modulator 6.2.6 Block Move 6.2.7 Direct DAC Mode 6.2.8 Operating The Video Display Controller 6.2.9 Video Example 8:1 Parallel Interface	24 26 30 35 35 37 41 43 45 45 47 48 48
7	7.1 SPI	mands and Addressing I Read Commands (03h)	



	7.2	7.2.1 7.2.2	Quad-Output Read (6Bh and Commands (02h) Dual-Input Write (A2h and 2 Quad-Input Write (32h and 1 ellaneous Commands Read Status Register (05h) Write Status Register (01h) Read Manufacturer and Dev Read GPIO Control Register Write GPIO Control Register Read GPIO State Register (Read Multi-IC Control Register Write Multi-IC Control Register	22h)		58 60 60 62
8	Video 8.1 8.2 8.3 8.4 8.5 8.6 8.7 8.8 8.9 8.10 8.11 8.12 8.13	Write Pict Write Pict Write Line Write Vid Write Pict Write Vid Write U T Write U T Write Pro Read Cur Write Blo Write Blo	Controller Commands ture Start (28h) ture End (29h) e Length (2Ah) eo Display Controller Control ture Index Start Address (2Ch eo Display Controller Control able (2Eh) able (2Fh) gram (30h) crrent Line and PLL Lock (53h) ck Move Control2 (35h) ck Move (36h)	1 (2Bh)		72 74 76 77 78 79 80
9	8-Bit 9.1 9.2	8-Bit Para	allel Interface Commands and Ad			
10	10.1		Up			88 88 88
11	Docu	ment Vers	sion Changes			89
12	Conta	act Inform	ation			91



List of Figures

1 2	LQFP48 pin out (not to scale)	1
2	SPI or 8-bit parallel interface and Video Display Controller can be enabled at the same time.	2
3	SPI Input Timing	
4	SPI Output Timing	
4 5	XHOLD Timing, SPI and Dual-I/O Input Modes. Notice that internal address	12
5	counter does not increment, when XHOLD is low.	12
6	XHOLD Timing, SPI and Dual-I/O Output Modes. Notice that internal address	12
0	counter does not increment, when XHOLD is low.	13
7	XWP Timing, SPI and Dual-I/O Modes. Notice that internal address counter	15
1	increments, when XWP is low.	13
8	XRESET Timing	
9	8-bit Parallel Interface Timing	
10	SOIC8 narrow package, compatible with standard pin out (not to scale).	
11	LQFP48 pin out (not to scale)	
12	Connection example	
13	Device Organization	
14	SPI Mode 0	
15	SPI Byte read	
16	SPI Byte write	
17	SPI Page read	
18	SPI Page write	
19	SPI sequential read	
20	SPI sequential write	
21	One VS23S010 operation	
22	Two VS23S010s operation	
23	Three VS23S010s operation	
24	Four VS23S010s operation	
25	SPI read in Multi-IC system consisting of four VS23S010C-Ls	
26	Video Display Controller block diagram	
27	Video picture parameters	
28	Switchable low-pass Y filter	
29	Video mode SRAM organization	41
30	Index address organization	42
31	Protoline data organization, when whole line is protoline	43
32	Protoline data organization for a picture line (Note that the starting address is	
	formed differently than in previous picture)	43
33	Normal line data organization example	44
34	Normal line data organization example, UVSkip value 4	44
35	Block move parameters	46
36	Direct DAC data organization	47
37	Timing of on-chip reset signal	48
38	Interlaced PAL video frame timing	49
39	PAL video line timing principle (timing tolerances not shown)	50
40	Example of 8-Bit Parallel Interface Signals	53
41	SPI Read	56
42	SPI Dual-Output Read	
43	SPI Dual-Output Read, Dual Address	57



44 45 46 47	SPI Quad-Output Read58SPI Quad-Output Read, Quad Address59SPI Write59SPI Dual-Input Write60
48	SPI Dual-Input, Dual Address Write
49	SPI Quad-Input Write
50	SPI Quad-Input, Quad Address Write
51	SPI Read Status Register
52	SPI Write Status Register
53	SPI Read Manufacturer and Device ID
54	SPI Read GPIO Control
55	SPI Write GPIO Control
56	SPI Read GPIO State
57	SPI Read Multi-IC Control
58	SPI Write Multi-IC Control
59	SPI Write Picture Start
60	SPI Write Picture End
61	SPI Write Line Length
62	SPI Write Video Display Controller Control1
63	SPI Write Picture Index Start Address
64	SPI Write Video Display Controller Control2
65	SPI Write U Table
66	SPI Write V Table
67	SPI Write Program
68	SPI Read Current Line and PLL Lock 80
69	SPI Write Block Move Control1
70	SPI Write Block Move Control2
71	SPI Write Block Move Start
72	8-Bit Parallel Interface Read
73	8-Bit Parallel Interface Write



1 Disclaimer

This is a *preliminary* data sheet. All properties and figures are subject to change.

2 Definitions

B Byte, 8 bits

b Bit

CSCIk Clock, which frequency is Colour Subcarrier Frequency of a video format.

- **GPIO** General Purpose I/O
- LSB Least Significant Bit
- MSB Most Significant Bit
- **NTSC** National Television System Committee video format, colour subcarrier frequency is 3.579545 MHz.
- **PAL** Phase Alternating Line video format, colour subcarrier frequency is 4.43361875 MHz.
- **POR** Power On Reset
- SPI Serial Peripheral Interface
- **SRAM** Static Random Access Memory
- **TBD** To Be Defined
- U, V Chrominance components (colour information) of video signal
- **VCIk** Video Display Controller clock of the VS23S010C-L. It can come directly from VXTAL oscillator or can be generated on-chip by 8x PLL from VXTAL pins. VClk frequency has to be 8 times the colour subcarrier frequency of the selected analog video format. $F_{VClk} = 8 \times F_{CSClk}$
- Y Luna component (the brightness) of video signal



3 Electrical Characteristics & Specifications

3.1 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Positive Supply	VDD	-0.3	3.6	V
Core Supply	CVDD	-0.3	1.98	V
Current at any non-power pin 1			±50	mA
Voltage at any digital input		-0.3	VDD+0.3 ²	V
Operating temperature		-40	+85	°C
Storage temperature		-65	+150	°C
ESD protection on any pin ³		2.0		kV

 $^{\rm 1}$ Higher current can cause latch-up.

² Must not exceed 3.6 V

³ Human Body Model (HBM) MIL-STD-883E Method 3015.7

3.2 DC Characteristics

T_A = -40 ... +85 °C

Parameter	Min	Тур	Max	Unit	Test Conditions
Positive supply voltage	1.5		3.6	V	
High-level input voltage	$0.7 \times \text{VDD}$		VDD+0.3 ¹	V	
Low-level input voltage	-0.2		$0.3 \times VDD$	V	
Low-level input voltage	-0.2		$0.25 \times \text{VDD}$	V	Any Schmitt-trigger pin
High-level output voltage	$0.7 \times VDD$			V	I _O = -1.0 mA
Low-level output voltage			$0.3 \times VDD$	V	I _O = 1.0 mA
I/O leakage current ²	-1.0		1.0	μA	Pin as input or High-Z
Pull-up current	-5.0		-1.1	μA	Any pull-up pin
Pull-down current	1.1		5.0	μA	Any pull-down pin
I/O capacitance ⁴			(TBD)	pF	VDD=0V, f=0.5MHz, T _A =+25 °C
RAM data retention voltage ^{3,4}		0.6	1.0	V	
Start-up time after power-up 5		(TBD)	(TBD) 4	ms	
DAC low level			0.1	mV	150 Ω load
DAC middle level		1.21		V	150 Ω load
DAC high level	2.18			V	150 Ω load

¹ Must not exceed 3.6V

² Excluding the pins with pull-up or pull-down resistors

- ³ This is the limit to which VDD can be lowered without losing RAM data.
- ⁴ This parameter is periodically sampled and is not 100% tested.
- ⁵ Refer to Chapter 10.1 for additional information.



3.3 AC Characteristics

3.3.1 General

VDD = 3.3 V, T_A = -40 ... +85 $^\circ\text{C}$

Parameter	Symbol	Min	Max	Unit
Clock high time ¹	Tclkh	$0.45 * T_{MAX}$		ns
Clock low time ¹	Tclkl	$0.45 * T_{MAX}$		ns
Clock rise time ²	Tclkr		1.5	μ S
Clock fall time ²	Tclkf		1.5	μ S
Data in setup time	Tds	5		ns
Data in hold time	Tdh	3		ns
Output disable time	Tdis		12	ns
Output valid time	Tv		14	ns
Output valid time of PIO4-7	Tvpio		11	ns
Output hold time	Toh	0		ns

 1 T_{MAX} is the minimum clock cycle time in each mode. 2 This parameter is periodically sampled and is not 100% tested.




3.3.2 SPI Mode

VDD = 3.3 V, T_A = -40 ... +85 $^\circ\text{C}$

Parameter	Symbol	Min	Max	Unit	Test Conditions
SPI clock frequency (read) 1	F_{SCLK}		12	MHz	VDD = 1.5 V
			18	MHz	VDD = 1.8 V
			33	MHz	VDD = 3.0 V
			36	MHz	
SPI clock frequency (write) ¹	F_{SCLK}		27	MHz	VDD = 1.5 V
			27	MHz	VDD = 1.8 V
			48	MHz	VDD = 3.0 V
			48	MHz	
XCS high time	Txcsh	14		ns	
XCS low setup time	Txcsls	6		ns	
XCS low hold time	Txcslh	5		ns	
XCS high setup time	Txcshs	8		ns	
XCS high hold time	Txcshh	$0.5 * T_{SCLK} + 5$		ns	
XHOLD low setup time	Txhls	5		ns	
XHOLD low hold time	Txhlh	3		ns	
XHOLD high setup time	Txhhs	5		ns	
XHOLD high hold time	Txhhh	3		ns	
XHOLD low to output High-Z	Txhlz	6	7	ns	
XHOLD high to output valid	Txhhz		6	ns	
XWP low setup time	Txwls	5		ns	
XWP low hold time	Txwlh	3		ns	
XWP high setup time	Txwhs	5		ns	
XWP high hold time	Txwhh	3		ns	

¹ When used with an external micro-controller the maximum SPI frequency is based on the total of VS23S010C-L and micro-controller I/O-delays and routing delays of the card.








Figure 5: XHOLD Timing, SPI and Dual-I/O Input Modes. Notice that internal address counter does not increment, when XHOLD is low.






Figure 6: XHOLD Timing, SPI and Dual-I/O Output Modes. Notice that internal address counter does not increment, when XHOLD is low.




Figure 7: XWP Timing, SPI and Dual-I/O Modes. Notice that internal address counter increments, when XWP is low.



3.3.3 Video Display Controller Mode

VDD = 3.3 V, T_A = -40 ... +85 °C

Parameter	Symbol	Min	Max	Unit	Test Conditions
Video Display Controller crystal	F_{VXTALP}		4.5	MHz	
frequency when PLL used					
Video Display Controller crystal	$F_{VXTALXP}$		35.5	MHz	
frequency when PLL not used					
XRESET active time	Txresl	0.5		μ S	
XRESET inactive to ready	Txresv		$4 * T_{VClk} + 10$	ns	
DAC output risetime	Tdacor		5	ns	150 Ω load




Figure 8: XRESET Timing



3.3.4 8-bit Parallel Interface Mode

VDD = 3.3 V, T_A = -40 ... +85 °C

Parameter	Symbol	Min	Max	Unit	Test Conditions
Clock frequency	F_{XRD_XWR}		6	MHz	VDD = 1.5 V
(read) 1			9	MHz	VDD = 1.8 V
			15	MHz	VDD = 3.0 V
			15	MHz	
Clock frequency	F_{XRD_XWR}		24	MHz	VDD = 1.5 V
(write) ¹	_		24	MHz	VDD = 1.8 V
			30	MHz	VDD = 3.0 V
			30	MHz	
XCSPAR high time	Txcph	20		ns	
XCSPAR low setup time	Txcpls	5		ns	
XCSPAR low hold time	Txcplh	$0.5 * T_{XRD_XWR} + 2$		ns	
XCSPAR high setup time	Txcphs	5		ns	
XCSPAR high hold time	Txcphh	$0.5 * T_{XRD} XWR + 2$		ns	

¹ When used with an external micro-controller the maximum 8-bit Parallel Interface frequency is based on the total of VS23S010C-L and micro-controller I/O-delays and routing delays of the card.




Figure 9: 8-bit Parallel Interface Timing

AC Test Conditions



AC Waveform:						
Input pulse level	$0.1 \times \text{VDD}$ to $0.9 \times \text{VDD}$					
Input rise/fall time	(TBD) ns					
Operating temperature	-40 °C to +85 °C					
$C_L = (TBD) pF$						
Timing Measurement I	Reference Level:					
Input	0.5 imes VDD					
Output	0.5 imes VDD					

3.4 Current Consumption

 $T_A = +25$ °C, XCS=VDD, SI=SO=SCLK=GND, other inputs connected to VDD or GND by onchip pull-up or pull-down resistors of the pins.

Parameter	Min	Тур	Max	Unit	Test Conditions
Stand-by current ^{1,2}		85	300	μA	VDD = 1.95 V - 3.6 V

¹ This parameter is periodically sampled and is not 100% tested.

² The stand-by current can be lowered below Max by following methods:

A set clock to VXTALIN by enabling the crystal oscillator

B If VXTALIN is not used as a clock, make a couple of SPI writes when VS23S010C-L is in operation:

- First set Video Display Controller Control1 register to 1000h

- Then set it to 0000h

- Do this e.g. five times between other operations

The workaround for lowering stand-by current is described in Chapter 10.2

3.4.1 SPI Mode

VDD = 3.3 V, T_A = +85 °C, these parameters are periodically sampled and are not 100% tested.

Parameter	Min	Тур	Max	Unit	Test Conditions
VDD current, SPI single output read			200	μA	$F_{SCLK} = 1 \text{ MHz}, \text{ SO} = 0$
			650	μA	F_{SCLK} = 10 MHz, SO = 0
			1.05	mA	F_{SCLK} = 24 MHz, SO = 0
VDD current, SPI single port write		0.1-1.3		mA	F_{SCLK} = 1 MHz, T_A = +25 °C
& read, two patterns ¹		1.0-2.7		mA	F_{SCLK} = 10 MHz, T_A = +25 °C

¹ Current is heavily data-dependent.



3.4.2 Video Display Controller Mode

VDD = 3.3 V, T_A = +25 °C, these parameters are periodically sampled and are not 100% tested.

Parameter	Min	Тур	Max	Unit	Test Conditions
VDD current, Video Display Controller on		3.8 - 18.4		mA	150 Ω load

3.4.3 8-bit Parallel Interface Mode

VDD = 3.3 V, T_A = +85 °C, these parameters are periodically sampled and are not 100% tested.

Parameter	Min	Тур	Max	Unit	Test Conditions
VDD current, parallel read			450	μA	$F_{XRD XWR} = 1$ MHz, data out = 00h
			1.0	mA	$F_{XRD} XWR = 10$ MHz, data out = 00h
			1.5	mA	F_{XRD}_{XWR} = 20 MHz, data out = 00h
VDD current, parallel read		0.8		mA	F_{XRD} _{XWR} = 1 MHz, T_A = +25 °C
& write, increasing data ¹		2.2		mA	F_{XRD}_{XWR} = 10MHz, T_A = +25 °C
		3.0		mA	$F_{XRD}XWR} = 15MHz, T_A = +25 \text{ °C}$

¹ Current is heavily data-dependent.



4 Packages and Pin Descriptions

4.1 Narrow SOIC8

Narrow SOIC8 is a lead (Pb) free and also RoHS compliant package. RoHS is a short name of Directive 2002/95/EC on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

Narrow SOIC8 package dimensions can be found at http://www.vlsi.fi/fileadmin/quality/soic8.pdf.

Pin Name	SOIC8	Pin	Function
	Pin	Туре	
XCS	1	DIS	Active low chip select for SPI
SO/IO1	2	DIO	SO for SPI / IO1 for Dual-I/O and Quad-I/O SPI
XWP/IO2	3	DIOSPU	Active low write protect for SPI and Dual-I/O SPI /
			IO2 for Quad-I/O SPI
GND	4	GND	Ground
SI/IO0	5	DIO	SI for SPI / IO0 for Dual-I/O and Quad-I/O SPI
SCLK	6	DIS	SCLK for SPI
XHOLD/IO3	7	DIOSPU	Active low Hold for SPI and Dual-I/O SPI /
			IO3 for Quad-I/O SPI
VCC	8	PWR	Power supply

The VS23S010C-S has the following pin out:




Figure 10: SOIC8 narrow package, compatible with standard pin out (not to scale).

Pin types:

Туре	Description
DIS	Digital input, Schmitt-trigger
DIO	Digital input/output
DIOSPU	Digital input/output with Pull-Up resistor, Schmitt-trigger
GND	Ground pin
PWR	Power supply pin



4.2 LQFP48

LQFP48 is a lead (Pb) free and also RoHS compliant package. RoHS is a short name of Directive 2002/95/EC on the restriction of the use of certain hazardous substances in electrical and electronic equipment.

LQFP48 package dimensions can be found at http://www.vlsi.fi/fileadmin/quality/lqfp48.pdf.

The VS23S010C-L has the following pin out:



Pin Name LQFP48 Pin Function Pin Туре 1-2 R DIO SO for SPI / SO/I01 3 IO1 for Dual-I/O and Quad-I/O SPI and 8-bit parallel interface GND0 GND Ground 4 VideoOut #2¹ 5 AO Analog video output VideoOut #3¹ AO Analog video output 6 VideoOut #0 7 AO Analog video output VideoOut #1¹ 8 AO Analog video output GND1 9 GND Ground XWP/IO2 DIOSPU Active low write protect for SPI and Dual-I/O SPI / 10 IO2 for Quad-I/O SPI and 8-bit parallel interface 11-12 R GND GND2 13 Ground XMDValue0 14 DIPU Multi-IC IC Id bit 0, active low DIPU XMDValue1 15 Multi-IC IC Id bit 1, active low DIPU Multi-IC Last IC bit 0, active low XMDLast0 16 XMDLast1 17 DIPU Multi-IC Last IC bit 1, active low PWR Power supply VCC0 18 PIO5 19 DIOPD IO5 for 8-bit parallel interface / GPIO1 / VGP1 for Video Display Controller PIO4 DIOPD IO4 for 8-bit parallel interface / GPIO0 20 VGP0 for Video Display Controller Active low chip select of 8-bit parallel interface XCSPAR 21 DISPU XRD 22 DISPU Clock of 8-bit parallel interface XWR 23 DISPU Clock of 8-bit parallel interface SI for SPI / SI/IO0 24 DIO IO0 for Dual-I/O and Quad-I/O SPI and 8-bit parallel interface 25-28 R GND3 29 GND Ground SCLK 30 DIS SCLK for SPI XHOLD/IO3 31 DIOSPU Active low Hold for SPI and Dual-I/O SPI / IO3 for Quad-I/O SPI and 8-bit parallel interface VXTALIN 32 DIC Clock for Video Display Controller VXTALOUT 33 DOC Clock for Video Display Controller 34-36 R 37 R VCC1 PWR 38 Power supply 39 CPWR CVDD Digital core power, do not connect DISPD Active low reset for Video Display Controller XRESET 40 IO6 for 8-bit parallel interface / GPIO2 / PIO6 41 DIOPD VGP2 for Video Display Controller PIO7 42 DIOPD IO7 for 8-bit parallel interface / GPIO3 / VGP3 for Video Display Controller TestMode 43 DISPD Active high testmode select VCC2 44 PWR Power supply **MVBLK #1**¹ 45 DO Video Display Controller block move active Video Display Controller block move active DO MVBLK #0 46 GND4 47 GND Ground XCS 48 DIS Active low chip select for SPI


¹ Not connected in first prototypes, reserved for use in future Multi-IC VS23S010C-Ls.



VS23S010C Datasheet 4 PACKAGES AND PIN DESCRIPTIONS

Pin types:

Туре	Description
AO	Analog output
CPWR	Core power pin
DIO	Digital input/output
DIOPD	Digital input/output with Pull-Down resistor
DIOSPU	Digital input/output with Pull-Up resistor, Schmitt-trigger
DIPU	Digital input with Pull-Up resistor
DIS	Digital input, Schmitt-trigger
DISPD	Digital input with Pull-Down resistor, Schmitt-trigger
DISPU	Digital input with Pull-Up resistor, Schmitt-trigger
DIC	Digital input, clock oscillator
DOC	Digital output, clock oscillator
DO	Digital output
GND	Ground pin
PWR	Power supply pin
R	Reserved for future use





5 Connection Guidelines

VXTALIN and VXTALOUT are crystal oscillator pins for Video Display Controller.

CVDD pin can be used to supply digital core voltage. Usually there is no need for that because of the on-chip regulator.

Interface signals may require small series resistors if there is too much overshoot or undershoot in these signals.

5.1 Connecting to Video Display

VideoOut can be connected to a display via 75 Ω series resistor or by using an op-amp buffer.





Figure 12: Connection example





6 Device Operation

The device consists of following main blocks: SPI , Video Display Controller, 8-bit Parallel Interface and SRAM. SPI and Video Display Controller can be enabled simultaneously and also 8-bit Parallel Interface and Video Display Controller can be enabled at the same time. However, SPI and 8-bit Parallel Interface have to be used separately because they share I/O. The SRAM can be written and read by all other blocks of VS23S010C-L.




Figure 13: Device Organization

6.1 SPI

The VS23S010C-L is controlled by a set instructions that are sent from a host controller, commonly referred as SPI Master. The SPI Master communicates with the VS23S010C-L via the SPI bus which is comprised of four signal groups: Chip Select (XCS), Serial Clock (SCLK), Serial Input (SI, also SO in Dual-I/O mode and XWP and XHOLD in Quad-I/O mode) and Serial Output (SO, also SI in Dual-I/O mode and XWP and XHOLD in Quad-I/O mode).

The VS23S010C-L supports SPI protocol operation mode 0, which is very commonly used. Data is always latched in on the rising edge of the SCLK and always output on the falling edge



6

of the SCLK. SPI mode 0 is used in Single, Dual-I/O and Quad-I/O modes.




Figure 14: SPI Mode 0

SPI block does not have a separate Reset pin. There is an on-chip power-up delay logic, which is used to reset the selected SPI registers. SPI block logic is clocked by the SCLK pin. Following is a table describing the registers of the VS23S010C-L.

Register	Symbol	R/W	Default Value	Initialization
General				
Status	STATUS	RW	00h	Power-Up
Manufacturer and Device ID	ID	R	ABh	Power-Up
GPIO Control	GPIOCTRL	RW	00h	Power-Up
GPIO State	GPIOSTATE	R	0Ch	Pull-down and pull-up resistors
Multi-IC Access Control	MDACC	RW	00h	Power-Up
Video Display Controller				
Line Start	PGLPXST	W	000h	Power-Up
Line End	PGLPXEND	W	000h	Power-Up
Line Length	PGLPXLEN	W	000h	Power-Up
Index Start	PGIDXST	W	0000h	Power-Up
Control1	PGCTRL1	W	0000h	Power-Up
Control2	PGCTRL2	W	0000h	Power-Up
U Table	PGUTBL	W	0000h	Power-Up
V Table	PGVTBL	W	0000h	Power-Up
Program	PGPRGM	W	0000 0000h	Power-Up
Line Value	PGCURRL	R	0000h	Power-Up
Block Move Control1	PGBMCTRL1	W	0 0000 0000h	Power-Up
Block Move Control2	PGBMCTRL2	W	0000 0000h	Power-Up

6.1.1 Word, Page and Sequential Operation Modes

Bits 7 to 6 of the Status register select these three SPI Operation Modes. These modes affect SPI Single, Dual and Quad I/O SRAM operations.



6

Byte Operation This mode is selected when Mode bits are "00". Read and write operations are limited to one byte in this mode i.e. address does not increment after each written or read byte. After command and 24-bit address byte data is read from or written to given SRAM address every time after subsequent 8 (Single), 4 (Dual-I/O) or 2 (Quad-I/O) SCLK cycles.





Figure 16: SPI Byte write

Page Operation This mode is selected when Mode bits are "10". VS23S010C-L has 4096 pages of 32 bytes. In page mode reads and writes are limited to the page selected by the given address. After each written or read byte the SRAM address is increased automatically. When the last address of page is reached the accessing will continue from the first address of the page.

Sequential Operation This mode is selected when Mode bits are "01". In this mode the entire SRAM array can be accessed in one operation. The address counter is increased automatically and when the last address 1FFFFh of the SRAM is reached the address counter returns to value 00000h.

If several VS23S010C-Ls are connected to SPI or 8-bit parallel bus in Multi-IC configuration, in the case of address wrapping around the addressing continues from the address 00000h of the





next VS23S010C-L in system.

6.1.2 Dual-I/O and Quad-I/O Operation

In Dual-I/O SPI mode two data bits are read or written during one SCLK cycle. SI/IO0 pin is the lower bit and SO/IO1 pin is the higher bit in Dual-I/O mode. Both pins are inputs during the write and outputs during the read.

In Quad-I/O SPI mode four data bits are read or written during one SCLK cycle. SI/IO0 pin is the lowest bit, SO/IO1 pin is the second bit, XWP/IO2 is the third bit and finally XHOLD/IO3 is the fourth bit in Quad-I/O mode. The pins are inputs during the write and outputs during the read.

In these modes the SPI command is still given in one-bit SPI mode. The address can be given



DEVICE OPERATION





Figure 18: SPI Page write

either in one-bit SPI mode or multi-bit SPI mode depending on the given command.




6 DEVICE OPERATION





DEVICE OPERATION





6

6.1.3 Multi-IC Operation

VS23S010C-L has support for multi-die or multi-IC use of SPI and 8-bit parallel interface. In this mode SRAMs are connected in series after each other to form one large SRAM entity.


With Multi-IC controls it is possible to connect up to four VS23S010C-Ls acting as one larger VS23S010C-L. XMDLAST0 and XMDLAST1 are active low signals, which are used for informing the number of VS23S010C-L connected to single SPI and/or 8-bit parallel interface bus. XMDVALUE0 and XMDVALUE1 are also active low signals that define the position of each VS23S010C-L in the system.

When one VS23S010C-L is used, the SRAM address is formed using address bits A16-A0. In Multi-IC system additional address bits A18-A17 are used to define, which VS23S010C-L IC is accessed. Value "00" of A18-A17 selects VS23S010C-L #0 as SRAM access target, "01" selects VS23S010C-L #1, "10" selects VS23S010C-L #2 and finally "11" selects VS23S010C-L #3. The following table summarizes how address bits affect the starting address of SRAM operation in different VS23S010C-L Multi-IC configurations.


	SRAM Operation Start Point							
A23-A19	A18-A17	A16-A0	XMDVALUE1-0	XMDLAST1-0	# of VS23S010C-Ls			
Don't care	Don't care	VS23S010C-L #0	"11"	"11"	1			
	"00" or "10"	VS23S010C-L #0	"11"	"11"	2			
	"01" or "11"	VS23S010C-L #1	"10"					
	"00" or "11"	VS23S010C-L #0	"11"	"01"	3			
	"01"	VS23S010C-L #1	"10"					
	"10"	VS23S010C-L #2	"01"					
	"00"	VS23S010C-L #0	"11"	"00"	4			
	"01"	VS23S010C-L #1	"10"					
	"10"	VS23S010C-L #2	"01"					
	"11"	VS23S010C-L #3	"00"					


It is possible to limit SPI register access to selected VS23S010C-Ls in Multi-IC mode by setting bits in Multi-IC Access Control register. This allows user to write a control command to a selected VS23S010C-L or read a register value from a selected VS23S010C-L. SRAM reads and writes are not affected by this control, because SRAM is handled as one large SRAM entity in Multi-IC mode. Also Multi-IC Access Control writes affect all VS23S010C-Ls in the Multi-IC system.





Single VS23S010, XMD* pins have internal pull-up resistors






Two VS23S010s, XMD* pins have internal pull-up resistors

Figure 22: Two VS23S010s operation



DEVICE OPERATION




Three VS23S010s, XMD* pins have internal pull-up resistors

Figure 23: Three VS23S010s operation



DEVICE OPERATION



Four VS23S010s, XMD* pins have internal pull-up resistors

Figure 24: Four VS23S010s operation



6 DEVICE OPERATION




Figure 25: SPI read in Multi-IC system consisting of four VS23S010C-Ls



6

6.2 Video Display Controller

The data in SRAM can be converted to analog video by Video Display Controller block. The Video Display Controller is fully configurable by user. Refer to Chapter 8 for details of required SPI commands.

6.2.1 Block General Description

Video Display Controller is very versatile analog video generation device. The contents of the SRAM can be converted to analog video output using several SPI commands. Video clock crystal oscillator (pins VXTALIN and VXTALOUT) is used for generating the clock (VClk) for Video Display Controller. Video clock crystal oscillator output can be used as VClk or its frequency can be multiplied by 8 in the 8x PLL. The frequency of the VClk is eight times the colour subcarrier frequency (CSClk frequency) of desired video format, for PAL 4.433618 MHz and for NTSC 3.579545 MHz. Following table summarizes general properties of the Video Display Controller block.

Summary of Video Display Controller Properties					
Versatile organization of SRAM					
Configurable SRAM block move					
9-bit video DAC					
8×PLL for VXTAL	user selectable				
Microcode programmable	4 byte program				
Supported formats	PAL, NTSC, direct DAC mode				
Video SRAM capacity	1048576 bits				
Colour subcarrier frequency for PAL	4.433618 MHz				
Colour subcarrier frequency for NTSC	3.579545 MHz				
Pixels per line	up to 2048 (theoretical)				
Lines per picture	up to 1023 (theoretical)				
Line types	Protoline and Normal line				
Y word length	1 to 8 bits, unsigned				
U word length	0 to 6 bits, signed				
V word length	0 to 6 bits, signed				
U presets	four 4 bit values				
V presets	four 4 bit values				
Digital output	4-bit, programmable for video synchronization				

SPI or 8-bit parallel interface can be operated when Video Display Controller is enabled. The initialization and enabling of the Video Display Controller are made by SPI so during that period 8-bit parallel interface can't be used. Theoretical maximum operating frequencies of SPI or 8-bit parallel interface when Video Display Controller is enabled are shown on the following table. The Status register StFastWV bit can be used to accelerate SPI write operations when Video Display Controller is on. There are some restrictions in its use, see Chapter 7.3.1 for more information. Also the given datarates are theoretical maximum values and in reality they are more of guidelines.



6 DEVICE OPERATION




Figure 26: Video Display Controller block diagram

Max. in	Max. interface speeds when Video Display Controller is enabled (theoretical)						
Mode	Read/Write	StFastWV bit	Max. interface clk freq. ($\times F_{VClk}$)	VClk cycles/Byte			
SPI Single	R	don't care	1	8			
SPI Single	W	"0"	1	8			
SPI Single	W	"1"	15	8/15			
SPI Dual	R	don't care	1	4			
SPI Dual	W	"0"	1	4			
SPI Dual	W	"1"	7	4/7			
SPI Quad	R	don't care	1	2			
SPI Quad	W	"0"	1	2			
SPI Quad	W	"1"	3	2/3			
SPI register op.	don't care	don't care	SPI max. speed	does not affect			
8-b Parallel	R	don't care	2	1/2			
8-b Parallel	W	don't care	2	1/2			

The example of possible picture resolutions are shown in the following table. There is shown maximum amount of colors for each resolution.



Resolution	Н	V	Pixels	Colors ¹	Bits per pixel	Memory bytes
NTSC YUV422 ²	352	240	84480	65536	8+4	126720
MCGA	320	200	64000	65536	16	128000
CDG	300	216	64800	65536	16	129600
QVGA	320	240	76800	8192	13	124800
NTSC VCD	352	240	84480	4096	12	126720
PAL VCD	352	288	101376	1024	10	126720
NTSC noninterlaced	440	243	106920	512	9	120285
PAL noninterlaced	520	288	149760	128	7	131040
HVGA	480	320	153600	64	6	115200
EGA	640	350	224000	16	4	112000
VGA letterbox	640	400	256000	16	4	128000
NTSC Analog	440	486	213840	16	4	106920
NTSC SVCD	480	480	230400	16	4	115200
NTSC DVD	720	480	345600	8	3	129600
VGA	640	480	307200	8	3	115200
PAL Analog	520	576	299520	8	3	112320
PAL SVCD	480	576	276480	8	3	103680
PAL DVD	720	576	414720	4	2	103680

¹ Theoretical number of colors based on aligned memory consumption (integer bits per pixel). Actual performance can vary due to implementation details.

² YUV422, 8 bits luminance per each pixel plus 8 bits chrominance for each pixel pair.

6.2.2 Parameters of Video Display Controller

There are several adjustable parameters in the video picture. Figure 27 shows the main parameters of a video frame:

 Line length is defined in VClk cycles. This means that increasing the length by 8 increases the duration of line by one CSClk (colour subcarrier) cycle. Line length is a 12 bit value ranging from 1 to 4096. Each line begins with a fixed black level (i.e. zero) signal lasting 10 VClk cycles which is the same as 1.25 CSClk (colour subcarrier) cycles. So the line total length can vary from 11 to 4106 VClk cycles.

Line length is set by Write Line Length command.

2. Line count is the amount of lines per video frame. It is a 10-bit value ranging from 1 to 1023. When the last line is output the system starts again from the first line.

Line count is set by Write Video Display Controller Control1 command.

3. Picture start is given in CSClk (colour subcarrier) cycles (i.e. 8 times VClk cycles). It defines the CSClk cycle where and after video data is fetched from the defined normal line SRAM area. Video data before Picture start cycle is fetched from a defined prototype line area. Prototype and normal lines can have different video formats. Picture start has a 10 bit value and it ranges from 1 to 512.



6 DEVICE OPERATION




Figure 27: Video picture parameters

Picture start is set by Write Picture Start value command.

4. Picture end is given in CSClk cycles. It defines the CSClk cycle where and after video data is fetched again from the defined prototype line SRAM area. Video data starting from Picture start cycle to Picture end cycle minus one is fetched from a defined normal line area. Prototype and normal lines can have different video formats. Picture end has a 10 bit value and it ranges from 1 to 512.

Picture end is set by Write Picture End value command.



Microcode program is used for controlling the video generation. The program consists of four bytes. Each program run can last from 2 to 15 VClk cycles. One code line is executed on each VClk cycle. If the run is less than 4 cycles, then only the N first lines of code are executed. If the run is more than 4 cycles, then the rest of the cycles are idle. The program syntax is as follows:

cycle	pick a b y -	bits 18	shift 06	
5				
0	а	4	4	// take $U(4)$, shift 4
1	b	4	4	// take $V(4)$, shift 4
2	У	8	4	// take $Y(8)$, shift 4
3	-	x	4	// idle, shift 4

Each code line can have one of the four functions:

- Pick a, which takes the amount of bits from the SRAM data and sets them as U data.
- Pick b, which takes the amount of bits from the SRAM data and sets them as V data.
- Pick y, which takes the amount of bits from the SRAM data and sets them as Y data.
- Pick -, which does not take any data. However, this command can be used to shift the SRAM data additionally. Because the maximum SRAM data shift value is 6 and it is possible to take 8 bits for Y, an extra SRAM data shift cycle is needed to keep the SRAM data in synchronization.

As mentioned above, the bits select, how many bits of SRAM data is used for each operation. U and V data can be from 1 to 6 bits, Y data can be from 1 to 8 bits. Shifts are done according to program to keep the SRAM data synchronized. The tables below show how U and V data and Y data are organized depending on bit depth before sending to Color Modulator. Y value is an unsigned integer and U and V are signed integers.

Bits	Proto/Normal	U & V Data Bit Organization					
		5(MSB)	4	3	2	1	0
1	Normal	0	0	"0"	"0"	"0"	"0"
2	Normal	1	1	0	"0"	"0"	"0"
3	Normal	2	2	1	0	"0"	"0"
4	Proto	3	2	1	0	"0"	"0"
4	Normal	3	3	2	1	0	"0"
5	Normal	4	4	3	2	1	0
6	Normal	5	4	3	2	1	0



6

Bits	Proto/Normal	Y Data Bit Organization							
		7(MSB)	6	5	4	3	2	1	0
1	Normal	0	0	0	0	0	0	0	0
2	Normal	1	0	0	0	0	0	0	0
3	Normal	2	1	0	0	0	0	0	0
4	Normal	3	2	1	0	0	0	0	0
5	Normal	4	3	2	1	0	0	0	0
6	Normal	5	4	3	2	1	0	0	0
7	Normal	6	5	4	3	2	1	0	0
8	Proto/Normal	7	6	5	4	3	2	1	0

A protoline is a line of fixed YUV type (8 bits Y, 4 bits U and 4 bits V) and therefore it has a hardwired program. The microcode for the protoline is the example on previous page. The program length for protoline is eight VClk cycles.

There are still some other parameters affecting the video picture:

- Program length, this tells after how many VClk cycles the Video Display Controller microcode program is run again. The range is from 2 to 16.
- Index Start parameter is used to define the address where line indexes start in the SRAM.
- Select PAL mode, this control enables the V phase alteration on odd lines in the Color Modulator for the PAL system.
- Translate U and V, this mode enables the use of four element tables for U and V values.
- UV Skip control, this can be used to skip the lines of microcode that pick U and/or V values. The value tells in how many code runs the U and V commands are not executed. The range is from 0 to 7.
- Y filter enable is for enabling the low-pass Y filter.
- PLL controls are needed to enable the 8x PLL and to select it as a clock source
- DAC control is for selecting the small or large current mode of Video DAC.
- Digital Output Control is used to select PIO outputs as digital video control outputs. This is useful for example for generating video synchronization signals. In protoline area V data can be selected as digital output by setting U data to minimum value (8h).




Figure 28: Switchable low-pass Y filter

There are three readable parameters considering the Video Display Controller:



• Current Line value tells the line number at which the Video Display Controller is generating the video. The value is updated before SPI starts to output the data via SO. The range is from 0 to 1023.

The Current Line value is read using the read Current Line Value & PLL Lock command.

• PLL Lock bit signals if the 8x PLL is locked to incoming VXTAL frequency and that its output frequency is correct.

The PLL Lock is read using the read Current Line Value & PLL Lock command or using the read GPIO State register command.

Block Move Active bit is high when Video Display Controller block move is active.

The Block Move Active is read using the read GPIO State register command.

6.2.3 Memory Organization

In Video Display Controller mode SRAM array is divided into a couple of special sections. All the SRAM accesses are done by the Video Display Controller automatically according to given instructions.




Figure 29: Video mode SRAM organization

INDEX_START value gives the byte address from where to fetch the index address for the first line. The eventual SRAM byte address, where the first index address is fetched, is IN-DEX_START shift left by two. Index address is fetched from the SRAM at the beginning of each line. Index address tells from which address the picture data for that line starts. If the index address is smaller than INDEX_START then line will be a prototype line, otherwise it is a normal picture line. If line is a normal line, then the beginning and the end of line are from the prototype line as defined by Line End and Line Start registers. There can be several protolines



6

for different needs. The beginning address of the protoline is generated using the proto offset. The start byte address of the protoline is proto offset shift left by 9.




Figure 30: Index address organization

Protoline has a fixed form and microcode. First is picked 4 bits U, then 4 bits V and last is taken 8 bit Y. If U value of protoline is set to minimum (8h) then it is not used as a new U signal. Setting U to minimum passes V value to 4-bit digital output instead of setting it as a new V. 4-bit digital control output is directed to PIO outputs by setting VGP bit of Line Length register high. The direction of the PIO pins is set by GPIO Control Register also in this mode. So PIO pins that are used in this mode have to be set as outputs separately. Note, that 8-bit parallel interface overrides the VGP bit selection, if XCSPAR pin is set to low for some parallel operation. The following table summarizes the modes of the PIO7-4 pins.

	PIO7-4 Function Priority							
Priority Mode Control								
1st	8-bit parallel mode	XCSPAR pin low						
2nd	Digital video control output	VGP bit high & GPIO Control Register						
3rd	GPIO pins	GPIO Control Register						

On normal line the organization of U, V and Y data depends on the microcode program. For example, if there is a program where is taken first 3 V bits, then 4 U bits and finally 7 Y bits, then the organization is as shown in the Figure 33. The index address is a bit address, so the byte address of the picture data is index address shift right by 3. Additionally the bit position of the MSB of the first video data is given by the three LSBs of the index address. The organization of the data in SRAM bytes is optimized for generating the data using a barrel shifter of a master microcontroller.

On normal line it is possible to pass U and V data picking from SRAM by setting UVSkip to a non-zero value. In Figure 34 is shown an example of a program, where U and V are two bits long and Y is 6 bits. UVSkip is set to 4.



6

SRAM address	:		SRAM	data by	te	:
	7		4	3		0
(Line Index & 0xfffe0) >> 3	MSB	U 0		MSB	V 0	
+1	MSB		١	Y O		
+2		U 1			V 1	
+3			٢	(1		
+4		U 2			V 2	
+5			١	12		
+6		U 3			V 3	
+7			1	13		
+8		U 4			V 4	

Figure 31: Protoline data organization, when whole line is protoline

SRAM address		S	RAM	data byte		÷
	7		4	3		0
Proto offset << 9	MSB	U 0		MSB	V 0	
+1	MSB		1	(0		
+2		U 1			V 1	
+3				(1		
+4		U 2			V 2	
+5			۱	(2		
+6		U 3			V 3	
+7			١	(3		
+8		U 4			V 4	

Figure 32: Protoline data organization for a picture line (Note that the starting address is formed differently than in previous picture)

6.2.4 8x PLL and Clock Switch

VClk, clock for the Video Display Controller is generated by the 8x PLL and Clock Switch block. VClk can be selected to come straight from the VXTALIN and VXTALOUT crystal oscillator pins. In that case VXTAL frequency has to be 8 times the colour subcarrier frequency of the used video format. The other possibility is to use on-chip 8x PLL to generate the VClk. In this case VXTAL frequency is equal to the colour subcarrier frequency of the used video format.



6 DEVICE OPERATION





Figure 33: Normal line data organization example



Line Index & 7h

Figure 34: Normal line data organization example, UVSkip value 4

After power-up crystal oscillator is selected as VClk. 8x PLL can be selected as VClk by first enabling it and after 8x PLL is locked to incoming VXTAL signal, it can be selected as VClk. The sequence is described in detail in Chapter 8.4.



6

If a Multi-IC VS23S010C-L system is used for video generation, it is desired to get all VS23S010C-Ls operating in synch to each other. This can be achieved by enabling the PLL and checking that in all VS23S010C-Ls in system PLL is locked to incoming clock. After all PLLs are locked to VXTAL input, setup and enable the Video Display Controller. This same procedure should be used regardless of the selected clocking method (PLL or VXTAL clock).

6.2.5 Color Modulator

The Color Modulator is enabled always when Video Display Controller is active. If Y data belongs to picture area (i.e. normal lines) then an additional offset of 102 is added to it before Color Modulator. The Color Modulator generates its output using an eight VClk cycles long pattern. The output is an approximation of the formula $out = Y + Usin(2\pi x/8) + Vcos(2\pi x/8)$. The following table shows how the approximation is realized. The output frequency is F_{CSClk} .

Cycle	Output to DAC
0	Y + V
1	$Y + 0.75 \times U + 0.75 \times V$
2	Y + U
3	Y + 0.75×U - 0.75×V
4	Y - V
5	Y - 0.75×U - 0.75×V
6	Y - U
7	Y - 0.75×U + 0.75×V

When PAL mode is enabled the V data is inverted on odd lines.

6.2.6 Block Move

In Video Display Controller it is possible to move a "rectangular" area of data in SRAM from one position to another position. The principle of block move and parameters are shown in Figure 35. It is possible to move 4 bytes in 5 VClk cycles if there is no conflict with Video Display Controller operation. The Video Display Controller fetches override always block move operations and block move operations continue after Video Display Controller fetch.

The main parameters of the block move are (see Figure 35):

- Block length is given in bytes. The range is from 1 to 256.
 Block length is set by Write Block Move Control2 command.
- 2. Block lines tells how many lines are there in the block. The range is from 1 to 256. Block lines is set by Write Block Move Control2 command.
- 3. Block skip is the amount of bytes between the two lines of block. The range is from 1 to 2047.



6




Figure 35: Block move parameters

Block skip is set by Write Block Move Control2 command.

4. Source start address is the byte address of the first byte which is transferred to target location. The source address is a 17-bit value ranging from 00000h to 1FFFFh.

Source start address is set by Write Block Move Control1 command.

5. Target start address is the byte address of the first byte at target location. The target address is a 17-bit value ranging from 00000h to 1FFFFh.

Target start address is set by Write Block Move Control1 command.

There is still one additional control bit to block move. The direction of the move can be selected. The direction can be from the first byte to last or from the last byte to the first in SRAM. If the direction is from last to first then the Source and Target start addresses are the last addresses of the block.

The block move is enabled by a single byte SPI command after parameters are set.



6

6.2.7 Direct DAC Mode

Direct DAC mode is a simple method of utilizing the VS23S010C-L DAC for other purposes than Video Display Controller. In Direct DAC mode there is possible to use much slower data rates than in Video Display Controller mode. Also the Color Modulator is by-passed. In Direct DAC Mode 8-bit unsigned data is the only supported format. The data is organized in SRAM from a defined start address (INDEX_START shift left by one, this has to be greater than 0h) in increasing order. Line Length value defines the length of data buffer in Direct DAC mode ranging from 1 to 4096.

SRAM address		SRAM data byte	
ļ	7		0
INDEX_START << 1		DAC0	
+1		DAC1	
+2		DAC2	
+3		DAC3	
+4		DAC4	
+5		DAC5	
+6		DAC6	
+7		DAC7	
+8		DAC8	

Figure 36: Direct DAC data organization

In Direct DAC mode eight data bits are sent to MSBs of 9-bit Video DAC. The LSB is always "0".

The summary of registers for Direct DAC mode is shown in the following table.

Register	Bit	Description
Video Display Controller Control2	ENA	Enables Video Display Controller
Video Display Controller Control1	DIRDAC	Selects Direct DAC mode
Video Display Controller Control1	PLLENA	Enables Video DAC analog biases
Video Display Controller Control1	DACDIV	Clock Divider in Direct DAC mode
Picture Index Start Address		DAC data buffer start address, > 0h
Line Length		DAC data buffer length





6.2.8 Operating The Video Display Controller

Video Display Controller is controlled via SPI. First fill SRAM with data, then set Video Display Controller control registers to desired values. The last SPI write is to the register which enables the Video Display Controller.

The Video Display Controller logic is reset by setting the XRESET pin low. Setting the XRESET pin high exits the reset state. Entering the reset state is done immediately asynchronously and exiting the reset state requires three VClk cycles. Figure 37 shows the timing of the XRESET pin and active-low, on-chip reset signal. There are two important notes considering the Video Display Controller reset:

- It is not allowed to reset the Video Display Controller, when SPI or parallel interface SRAM operation is in progress so that the correct state of the SRAM is maintained.
- The XRESET pin resets only the Video Display Controller logic and operation. The Video Display Controller control registers are in the SPI block and they are not affected by the XRESET pin. For example, if Video Display Controller is reset when it is active, it will restart again after XRESET is released and VClk is given to VS23S010C-L.



XRESET to Video Display Controller

Figure 37: Timing of on-chip reset signal

6.2.9 Video Example

Following there are figures and tables showing Video Display Controller parameters and some of their possible variations. PAL video is selected as an example.



6 DEVICE OPERATION

Line 1	long sync	long sync	
2	long sync	long sync	
3	long sync	short sync	
4	short sync	short sync	
5	short sync	short sync	
6	front porch, normal s	sync and back porch	
	FIELD 1 (305	lines)	
310			
311	short sync	short sync	
312	short sync	short sync	_
313	short sync	long sync	
314	long sync	long sync	frame duration 40 ms
315	long sync	long sync	
316	short sync	short sync	
317	short sync	short sync	
318	front porch, normal s FIELD 2 (305		
622			
623	short sync	short sync	
624	short sync	short sync	
625	short sync	short sync	

line duration 64 us

Figure 38: Interlaced PAL video frame timing



Field synchronization of PAL signal can be done using five different Prototype lines:

- Long sync, long sync line
- Long sync, short sync line
- Short sync, short sync line
- Short sync, long sync line
- Normal sync line

Additional Protolines can be used for generating background images for video etc.




Figure 39: PAL video line timing principle (timing tolerances not shown)

Format	PAL analog
Field Rate	50 Hz
Frame Rate	25 Hz
Line Count of Picture	625
Vertical Lines Visible	576
Line Count of Frame (theoretical)	312.5
Visible Lines in Frame	288
Line Duration	64 μs
Front Porch	1.65 μs
Sync Pulse Width	4.7 μ s
Back Porch	5.65 μs
Line Frequency	15625 Hz



Video Display Controller Parameters for Interlaced PAL								
One Field in	the SRAM version 1							
CSClk Frequency	4.43361875 MHz							
VClk Frequency	35.4895 MHz							
Line Count	312							
Visible Lines	288							
Line Length	2256 (+10)							
Picture Start (Sync + Back Porch)	round(((((4.7+5.65)/64*2266)-10)/8) = 45							
Picture End (Front Porch)	round((2266-(1.65/64*2266+10))/8) = 275							
Program Length	3							
U & V Bits	1							
Y Bits	3							
Colours	$2^{(1+1+3)} = 32$							
Visible Pixels per Line	(2266-(8*45+10+(2266-(8*275+10))))/3 = 613.333							
Bits Used for Protolines (minimum)	ceiling(2266/8)*16*5 = 22720							
Bits Used for Visible Area of Field	(613*(1+1+3)+1)*288 = 883008							
Time for Updating the Whole Visible Area	19.92 ms							
Write Frequency for Byte	> 5.54 MHz							
One Field in	the SRAM version 2							
Same a	as Above Except							
Program Length	4							
U & V Bits	2							
Y Bits	3							
Colours	128							
Visible Pixels per Line	460							
Bits Used for Visible Area of Field	927360							
Write Frequency for Byte	> 5.82 MHz							
	me in the SRAM							
	as Top Except							
Line Count	625							
Visible Lines	576							
Program Length	4							
U & V Bits	1							
Y Bits	1							
Colours	8							
Visible Pixels per Line	460							
Bits Used for Visible Area of Frame	794880							
Time for Updating the Whole Visible Area								
Write Frequency for Byte	> 2.49 MHz							

The video data for Video Display Controller can be generated by a master micro-controller. The video data organization in the SRAM is such that data can be handily formulated by a barrel shifter to a suitable format. Video data generation principle is as follows:

- 1. Select your program based on your video format, for example. 3 bits U, 3 bits V and 5 bits $\overset{}{\mathrm{Y}}$
- 2. When your video is in the required format, first put the U bits to LSB part of the barrel



shifter input register.

- 3. Next shift left 3 bits and then or the V bits to existing barrel shifter input register value.
- 4. Next shift left 5 bits and then or the Y bits to existing barrel shifter input register value.
- 5. Repeat the procedure described here (from 2 to 5) until barrel shifter is full. Then take the 8 MSBs of the barrel shifter and initiate a write to index start address of the current video line. Send the byte to Video Display Controller.
- 6. Then generate additional bytes using the procedure described in steps 2 to 6.
- 7. After a line is transferred to Video Display Controller transfer the rest of the lines as described before.



6

6.3 8-Bit Parallel Interface

In parallel mode it is possible to write and read SRAM in the blocks of four bytes. 8-bit parallel interface is an alternative interface to SRAM and during its operation SPI has to be inactive. Clock for the parallel interface is generated on-chip by logical and of XRD and XWR pins. XRD and XWR have equal functionality in generating the parallel interface clock and either XRD or XWR can be used to generate clock for read or write. Data pins in this mode are from LSB: SI/IO0, SO/IO1, XWP/IO2, XHOLD/IO3, PIO4, PIO5, PIO6 and PIO7. They are inputs in instruction, address and write phase and outputs in SRAM data read phase.

Parallel interface timing is similar to SPI: Data is always latched in on the rising edge of the clock and always output on the falling edge of the clock. When pins are switched from input to output, there is a delay of one clock cycle before the outputs are driven by VS23S010C-L.




Figure 40: Example of 8-Bit Parallel Interface Signals



7 SPI Commands and Addressing

A valid SPI instruction or operation is started by first asserting the XCS pin. After that, the host controller clocks out a valid 8-bit opcode on the SPI bus. Following the opcode instruction dependent information (address or data bytes) is sent by the host controller. Address and data are sent MSB first. Operation is ended by deasserting the XCS pin.

Opcodes which are not supported by the VS23S010C-L are not allowed. Also if XCS is deasserted when the whole byte is not clocked out the operation of the byte in question will be aborted.

Addressing the SRAM of the VS23S010C-L requires three bytes to be sent, address bits A23-A0. Since the maximum address of one VS23S010C-L is 1FFFFh the address bits A16 to A0 will be used by one device. Additional address bits A18 and A17 are used in Multi-IC configuration to select one of possibly four devices. Address bits A23 to A19 are ignored by the VS23S010C-L.



7 SPI COMMANDS AND ADDRESSING

Command	(Opcode	Address Bytes	Data Bytes
SRAM Read Commands				
Read	03h	0000 0011	3	1+
Dual-Output Read	3Bh	0011 1011	3	1+
Dual-Output Read, Dual Address	BBh	1011 1011	3	1+
Quad-Output Read	6Bh	0110 1011	3	1+
Quad-Output Read, Quad Address	EBh	1110 1011	3	1+
SRAM Write Commands	•			
Write	02h	0000 0010	3	1+
Dual-Input Write	A2h	1010 0010	3	1+
Dual-Input Write, Dual Address	22h	0010 0010	3	1+
Quad-Input Write	32h	0011 0010	3	1+
Quad-Input Write, Quad Address	B2h	1011 0010	3	1+
Miscellaneous Commands				1
Read Status Register	05h	0000 0101	0	1+
Write Status Register	01h	0000 0001	0	1+
Read Manufacturer and Device ID	9Fh	1001 1111	0	1+
Read GPIO Control Register	84h	1000 0100	0	1+
Write GPIO Control Register	82h	1000 0010	0	1+
Read GPIO State Register	86h	1000 0110	0	1+
Read Multi-IC Access Control	B7h	1011 0111	0	1+
Write Multi-IC Access Control	B8h	1011 1000	0	1+
Video Display Controller Commands				
Write Picture Start value	28h	0010 1000	0	2
Write Picture End value	29h	0010 1001	0	2
Write Line Length	2Ah	0010 1010	0	2
Write Video Display Controller Control1	2Bh	0010 1011	0	2
Write Picture Index Start address	2Ch	0010 1100	0	2
Write Video Display Controller Control2	2Dh	0010 1101	0	2
Write U Table	2Eh	0010 1110	0	2
Write V Table	2Fh	0010 1111	0	2
Write Program	30h	0011 0000	0	4
Read Current Line value & PLL lock	53h	0101 0011	0	2
Write Block Move Control1	34h	0011 0100	0	5
Write Block Move Control2	35h	0011 0101	0	4
Start Block Move	36h	0011 0110	0	0+

7.1 SPI Read Commands (03h)

The Read command can be used to sequentially read a continuous stream data from the device by providing clock signal once the initial starting address has been specified. The device has on internal address counter that increments or not on every cycle depending on SPI operating mode.


To perform a read operation, XCS must first be asserted and read opcode must be clocked into




device. After the opcode three address bytes are clocked into the device to specify the starting address location of the first byte to read within SRAM.

After address bytes additional SCLK clock cycles will result in data being output on the SO pin. Data is output MSB first. In sequential mode when the last byte (1FFFFh) of the SRAM has been read, the reading will continue from the beginning of the array (00000h). However, if there are several VS23S010C-Ls in Multi-IC configuration and sequential mode is selected, the reading will continue from the beginning of the array (00000h) of the next VS23S010C-L device. Also, if last VS23S010C-L accesses its last byte (1FFFFh) in Multi-IC mode, the reading will continue from the beginning of the array (00000h) of the first VS23S010C-L device.

Deasserting the XCS pin will terminate the read operation and SO pin goes to high-impedance state.





7.1.1 Dual-Output Read (3Bh and BBh)

Dual-Output Read is similar to Read command except that two bits of data are clocked out of the device on every clock cycle.

To perform a Dual-Output Read XCS pin is first asserted. After that opcode 3Bh and three address bytes are sent by the host controller.

After the three address bytes are clocked in, the device will output data on SI/IO0 and SO/IO1 pins. The data is clocked out MSB first and MSB is on pin SO/IO1. During the first clock cycle bit6 will be on SI/IO0 pin, on the next cycle bit5 is on SO/IO1 and bit4 on SI/IO0 and so on. In sequential mode the SRAM addressing will roll over similarly to normal SPI read operation.

Deasserting the XCS pin will terminate the read operation and SI/IO0 and SO/IO1 pins go to high-impedance state.

Dual-Output, Dual Address Read is similar to Dual-Output Read command except that two bits of address are clocked in the device on every clock cycle.






Figure 42: SPI Dual-Output Read

To perform a Dual-Output, Dual Address Read XCS pin is first asserted. After that opcode BBh is sent in one bit mode and three address bytes are sent in dual I/O mode by the host controller to SI/IO0 and SO/IO1 pins.

After the three address bytes are clocked in, there is a dummy byte cycle. After that the device will output data on SI/IO0 and SO/IO1 pins. The rest of the operation is similar to Dual-Output Read.




Figure 43: SPI Dual-Output Read, Dual Address

7.1.2 Quad-Output Read (6Bh and EBh)

Quad-Output Read is similar to Read command except that four bits of data are clocked out of the device on every clock cycle.

To perform a Quad-Output Read XCS pin is first asserted. After that opcode 6Bh and three address bytes are sent by the host controller.

After the three address bytes are clocked in, the device will output data on SI/IO0, SO/IO1,



XWP/IO2 and XHOLD/IO3 pins. The data is clocked out MSB first and MSB is on pin XHOLD/IO3. During the first clock cycle bit6 will be on XWP/IO2 pin, bit5 on pin SO/IO1 and bit4 on SI/IO0, on the next cycle bit3 is on XHOLD/IO3 and bit2 on XWP/IO2 and so on. In sequential mode the SRAM addressing will roll over similarly to normal SPI read operation.

Deasserting the XCS pin will terminate the read operation and SI/IO0, SO/IO1, XWP/IO2 and XHOLD/IO3 pins go to high-impedance state.




Figure 44: SPI Quad-Output Read

Quad-Output, Quad Address Read is similar to Quad-Output Read command except that four bits of address are clocked in the device on every clock cycle.

To perform a Quad-Output, Quad Address Read XCS pin is first asserted. After that opcode EBh is sent in one bit mode and three address bytes are sent in quad I/O mode by the host controller to SI/IO0, SO/IO1, XWP/IO2 and XHOLD/IO3 pins.

After the three address bytes are clocked in, there is a dummy byte cycle. After that the device will output data on SI/IO0, SO/IO1, XWP/IO2 and XHOLD/IO3 pins. The rest of the operation is similar to Quad-Output Read.

7.2 SPI Write Commands (02h)

Prior to writing the device must be selected by bringing XCS pin low. Once the device is selected the Write command can be started by issuing a Write instruction (opcode 02h) followed by a 23-bit address. If the device works in sequential mode (set by Status Register write) then after the initial data byte additional bytes can be clocked into device. The internal address







Figure 45: SPI Quad-Output Read, Quad Address

pointer is automatically incremented when needed depending on operating mode. In sequential mode when the internal address pointer reaches its maximum value (1FFFFh) it rolls over to 00000h. If VS23S010C-L is part of the Multi-IC setup, then in sequential mode the writing will continue from the beginning (00000h) of the next VS23S010C-L SRAM. Also in sequential mode after the last byte (1FFFFh) of the last VS23S010C-L is written, the writing continues from the beginning (00000h) of the first VS23S010C-L SRAM. This allows the operation to continue indefinitely, however, previous data will be overwritten.





7.2.1 Dual-Input Write (A2h and 22h)

Dual-Input Write command is similar to Write command except that two bits of data are clocked in the device on every clock cycle and opcode is A2h.




Figure 47: SPI Dual-Input Write

Dual-Input, Dual Address Write command is similar to Dual-Input Write command except that two bits of address are clocked in the device on every clock cycle and opcode is 22h.




Figure 48: SPI Dual-Input, Dual Address Write

7.2.2 Quad-Input Write (32h and B2h)

Quad-Input Write command is similar to Write command except that four bits of data are clocked in the device on every clock cycle and opcode is 32h.

Quad-Input, Quad Address Write command is similar to Quad-Input Write command except that four bits of address are clocked in the device on every clock cycle and opcode is B2h.



xcs	
SCLK	Opcode Address A23-A0
SI/100	$\underbrace{\begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array}} \\ \hline \end{array} \\ \\ \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \\ \end{array} \\ \hline \end{array} \\ \\ \end{array} \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \end{array} \end{array} \\ $ \\
SO/IO1	High-Impedance
XWP/IO2	High-Impedance
XHOLD/IO3	High-Impedance
	Figure 49: SPI Quad-Input Write
xcs	
SCLK	Opcode Address A23-A0 Data Data Data Data Data byte in byte in byte in
SI/100	$ \begin{array}{c} \hline \\ 1 \\ 0 \\ \hline 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\$
SO/IO1	High–Impedance
XWP/IO2	High-Impedance
XHOLD/IO3	High-Impedance
	Figure 50: SPI Quad-Input, Quad Address Write



7.3 SPI Miscellaneous Commands

7.3.1 Read Status Register (05h)

The Read Status command is started by asserting XCS pin. After that the host controller sends the opcode, 05h. The device responds by clocking out a byte wide value of Status register. When XCS pin is deasserted, the clocking out of the register is ended and SO pin goes to high-impedance state.

Output Bits		Name			Description
7-6	StSPIMn	SPI Mode	RW	00	Word Mode (Default)
				01	Sequential Mode
				10	Page Mode
				11	Reserved
5	Reserved	Reserved	RW	0	Default
4	StFastWV	SPI Fast Write in Video Mode	RW	0	Normal write (Default)
			RW	1	Fast write
3-1	StUsern	User Bits	RW		User Bits
0	StSPIH	SPI Hold Function	RW	0	Hold (Default)
				1	No Hold

StSPIMn These bits indicate the operating mode of the SPI of the VS23S010C-L. StSPIMn bits affect the operation in all SPI SRAM read and write modes.

Reserved This bit is reserved. It has to be low always for correct functionality of the VS23S010C-L.

StFastWV StFastWV bit enables fast write mode when video generation is enabled. In fast write mode it is possible to write up to six times the amount of data compared to normal mode.

There are two limitations. The modulo-4 of the start address has to be zero. Otherwise the SRAM data below start address to address, which is equally divisible by four is set to 00h.

Also the modulo-4 of last address has to equal three in fast write mode. If modulo-4 of the last address is something else, then the last 1 to 3 bytes are not written to SRAM. Fast write mode is only for SPI write operations when Video Display Controller is enabled.

StUsern StUsern bits are user assignable and have no effect to operation on VS23S010C-L. Default value is low.



StSPIH StSPIH enables Hold functionality in Single and Dual mode SPI operations. Default value is "0" which means that Hold functionality is enabled.




Figure 51: SPI Read Status Register

7.3.2 Write Status Register (01h)

To write the GPIO Control register XCS pin must be first asserted and opcode 01h clocked into the device. After that byte-wide value is clocked in the device via SI pin. The value is input MSB (bit 7) first. The state of the Status Register bits is changed according to the received byte after the SCLK goes low. Note, that bit 5 has to be low always.

Write Status Register Format							
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0							
StSPIM1 StSPIM0 Reserved, "0" StFastWV StUser2 StUser1 StUser0 StSPIH							

7.3.3 Read Manufacturer and Device ID (9Fh)

The Read Manufacturer and Device ID command is started by asserting XCS pin. After that the host controller sends the opcode, 9Fh. The device responds by clocking out a byte wide constant, value 2Bh. The two lowest bits of the second byte inform the amount of VS23S010C-Ls and also the amount of SRAM in the current configuration. When XCS pin is deasserted, the clocking out of the data is ended and SO pin goes to high-impedance state.

Note, Manufacturer and Device ID is read-only register.





SO

XCS SCLK Opcode Data byte 1 (D) D SI D D D 0 0 1 D DX 0 0 0 0 0 0 MSB MSB **High-Impedance**



Bits	Name Type Description				Description
15-8	ID	Manufacturer and Device ID	R	2Bh	ID (default)
7-2		Don't care	R	0	default
1-0	Conf	Device configuration	R	00	One VS23S010C-L, 1 Mbit SRAM
				01 Two VS23S010C-Ls, 2 Mbit SR/	
				10 Three VS23S010C-Ls, 3 Mbit SI	
				_11	Four VS23S010C-Ls, 4 Mbit SRAM







7.3.4 Read GPIO Control Register (84h)

The Read GPIO Control Register command is started by asserting XCS pin. After that the host controller sends the opcode, 84h. The device responds by clocking out a byte wide value. When XCS pin is deasserted, the clocking out of the register value is ended and SO pin goes to high-impedance state.




Figure 54: SPI Read GPIO Control

Bits		Name	Туре		Description
7-4	PIOnD	PIO7-4 Direction	RW	0	Input (default)
				1	Output
3-0	PlOnO	PIO7-4 Output State	RW	0	Low (default)
				1	High

PIOnD PIOnD bits set the direction of PIO7-4 pins, when 8-bit parallel interface is not used. Default value "0" sets a PIO as input. Bit 7 sets PIO7 direction, bit 6 PIO6 direction and so on.

High value "1" sets the PIO as output with a value set in PIOnO bits.

PIOnO PIOnO bits set the PIO7-4 output state. Default is "0", which sets the state low. Bit 3 sets PIO7 output state, bit 3 PIO6 output state etc.

High value "1" sets the corresponding PIO state to high.

Note, that 8-bit parallel interface overrides GPIO functionality of PIO7-4.



7.3.5 Write GPIO Control Register (82h)

To write the GPIO Control register XCS pin must be first asserted and opcode 82h clocked into the device. After that byte-wide value is clocked in the device via SI pin. The value is input MSB (bit 7) first. The state of the PIO7-4 pins is changed according to the received byte after the SCLK goes low.




Figure 55: SPI Write GPIO Control

7.3.6 Read GPIO State Register (86h)

The Read GPIO State Register command is started by asserting XCS pin. After that the host controller sends the opcode, 86h. The device responds by clocking out a byte wide value. When XCS pin is deasserted, the clocking out of the register value is ended and SO pin goes to high-impedance state.






Figure 56: SPI Read GPIO State

Output Bit	GPIO State Description
7	PIO7 logic state
6	PIO6 logic state
5	PIO5 logic state
4	PIO4 logic state
3	XHOLD logic state
2	XWP logic state
1	PLL lock
0	Video Generator block move active

7.3.7 Read Multi-IC Control Register (B7h)

The read Multi-IC Control Register command is started by asserting XCS pin. After that the host controller sends the opcode, B7h. The device responds by clocking out a byte wide value. When XCS pin is deasserted, the clocking out of the register value is ended and SO pin goes to high-impedance state.



Bits		Name	Туре		Description
7-6	MDelay2	SRAM2 delay	RW	00	Longest SRAM2 read delay (default)
				01	2nd longest SRAM2 read delay
				10	3rd longest SRAM2 read delay
				11	Shortest SRAM2 read delay
5-4	MDelay1	SRAM1 delay	RW	00	Longest SRAM1 read delay (default)
				01	2nd longest SRAM1 read delay
				10	3rd longest SRAM1 read delay
				11	Shortest SRAM1 read delay
3-0	DisROpsn	Disable SPI register	RW	0000	Enabled (default)
		operations		0001	Disabled for IC#0
				0010	Disabled for IC#1
				0100	Disabled for IC#2
				1111	Disabled for ICs #0, #1, #2 and #3

MDelay2 MDelay2 bits set the read delay of SRAM2. "00" value is slowest and it is recommended.

MDelay1 MDelay1 bits set the read delay of SRAM1. "00" value is slowest and it is recommended.

DisROpsn In Multi-IC setup DisROpsn bits are used to control the SPI writes to and reads from VS23S010C-L registers. SRAM operations and Multi-IC Control register accesses are not affected by this control. DisROps3 controls #3 VS23S010C-L device, DisROps2 controls the #2 VS23S010C-L and so on.


The low bit value "0" enables SPI writes to and reads from registers of particular device. The high bit value "1" disables the operations.

7.3.8 Write Multi-IC Control Register (B8h)

To write the Multi-IC Control register XCS pin must be first asserted and opcode B8h clocked into the device. After that byte-wide value is clocked in the device via SI pin. The value is input MSB (bit 7) first. The state of the Multi-IC register bits is changed according to the received byte after the SCLK goes low.

Write Multi-IC Control Register Format							
Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						
MDelay2 MDelay1 DisROps3 DisROps2 DisROps1 DisROps0							





VS23S010C Datasheet 8 VIDEO DISPLAY CONTROLLER COMMANDS



8 Video Display Controller Commands

8.1 Write Picture Start (28h)

Picture Start value defines the pixel position where the normal line starts. The position is defined by CSClk cycles (i.e. color subcarrier cycles) from the start of the line. The fixed 1.25 CSClk (10 VClk) cycles long sync level at the beginning of each line is additional to given Picture Start value. Note, that Picture Start value has to be less than Line Length divided by 8. The recommended minimum value of Picture Start is 7.

To write the Picture Start register XCS pin must be first asserted and opcode 28h clocked into the device. After that two byte value is clocked in the device via SI pin. The two byte value is input MSB (bit 15) first. The register value is 12 bits (11:0) wide, so bits 15 to 12 are don't cares. When XCS pin is deasserted the Picture Start register will be updated.




Figure 59: SPI Write Picture Start

8.2 Write Picture End (29h)

Picture End value defines the pixel position where the protoline starts after normal line. The position is defined by CSClk cycles (i.e. color subcarrier cycles) from the start of the line. The fixed 1.25 CSClk cycles long sync level at the beginning of each line is additional to given Picture End value. Note, that Picture End value has to be less than or equal to Line Length divided by 8. Also Picture End value has to be larger than Picture Start value.

To write the Picture End register XCS pin must be first asserted and opcode 29h clocked into the device. After that two byte value is clocked in the device via SI pin. The two byte value is input MSB (bit 15) first. The register value is 12 bits (11:0) wide, so bits 15 to 12 are don't cares. When XCS pin is deasserted the Picture End register will be updated.






Figure 60: SPI Write Picture End

8.3 Write Line Length (2Ah)

Line Length value defines the length of a single line. The Length is given in VClk cycles. The fixed 10 VClk cycles long sync level at the beginning of each line is additional to given Line Length value.

To write the Line Length register XCS pin must be first asserted and opcode 2Ah clocked into the device. After that two byte value is clocked in the device via SI pin. The two byte value is input MSB (bit 15) first. Bit 15 (VGP bit) of the register is used for selecting the digital 4-bit control output to PIO pins. The Line Length value is 12 bits (11:0) wide, so bits 14 to 12 are don't cares. When XCS pin is deasserted the Line Length register will be updated.




Figure 61: SPI Write Line Length

In Direct DAC mode the Line Length is used to define the buffer length of DAC data buffer. The actual DAC data buffer length is the register value increased by one, i.e. the range is from 1 to 4096.

VS23S010C Datasheet 8 VIDEO DISPLAY CONTROLLER COMMANDS



8.4 Write Video Display Controller Control1 (2Bh)

To write the Video Display Controller Control1 register XCS pin must be first asserted and opcode 2Bh clocked into the device. After that two byte value is clocked in the device via SI pin. The two byte value is input MSB (bit 15) first. When XCS pin is deasserted the Video Display Controller Control1 register will be updated.




Figure 62: SPI Write Video Display Controller Control1

Video Display Controller Control1 register contains several parameters for Video Display Controller.

Bit		Name	Туре		Description
15	DIRDAC	Direct DAC Mode	W	0	Direct DAC disabled (default)
				1	Direct DAC enabled
14	TRUV	Translate U and V	W	0	U and V from SRAM (default)
				1	U and V from table
13	CLKSEL	Clock select	W	0	VXTAL as clock source (default)
				1	8×PLL as clock
12	PLLENA	PLL enable	W	0	8×PLL and crystal oscillator
					are disabled (default)
				1	8×PLL and crystal oscillator
					are enabled
11-3	DACDIV	Direct DAC clock divider bits 11-3	W	000h	High bits of divider (default)
2-0	UVSKIP	U and V skip cycles	W	0h	UV skip disabled (default)
				> 0h	UV skip enabled

DIRDAC Bit DIRDAC bit controls The Direct DAC mode of the Video Display Controller. In default mode after power-up bit value is "0", which means that Direct DAC mode is disabled.

Setting the bit "1" enables the Direct DAC mode and switches the controls of the Video Display Controller accordingly.



TRUV Bit TRUV bit controls the use of U and V translate table. In default mode after power-up bit value is "0" and U and V data comes directly from SRAM according to microcode program.

When bit is set to "1" the U and V translate is enabled. In that mode with the data from SRAM is selected one of four 4-bit values from U and V tables.

CLKSEL Bit CLKSEL bit selects the clock source of the Video Display Controller block. In default mode after power-up bit value is "0" and VXTAL crystal oscillator is used as clock input.

Setting the bit to "1" selects the output of 8x PLL as a clock source. Before the 8x PLL output can be selected as a clock source, 8x PLL has to be enabled by PLLENA bit and also it is good to check that the 8x PLL is locked to frequency of the VXTAL crystal oscillator.

PLLENA Bit PLLENA bit enables the 8x PLL and the crystal oscillator. In default mode after power-up bit value is "0" and PLL and crystal oscillator are in power-down state.

Setting the bit to "1" sets the 8x PLL and crystal oscillator on. Writing PLLENA bit high is also used for starting the 8x PLL lock check sequence. After the PLLENA write the lock status can be checked by a SPI read of Current Line Value & PLL Lock . If 8x PLL is locked, then it can be switched as clock source for Video Display Controller. However, if 8x PLL is not locked the 8x PLL lock check sequence can be started again by writing "1" to PLLENA bit.

The Video DAC uses signals (band gap reference voltage and current bias) which are generated by 8x PLL. If Video DAC output is used then the 8x PLL has to be enabled also beforehand.

DACDIV Bits These bits are the 9 MSBs of Direct DAC Mode clock divider. The 12-bit divider value is generated by concatenating DACDIV&"111" and the actual divider is DACDIV&"111"+1. The divider is used for dividing the Video Display Controller clock in Direct DAC mode so that lower frequency outputs can be generated. The divider range is from 8 to 4096 in increments of 8. The DACDIV default value is 000h.

UVSKIP Bits These three bits are used for skipping the U and V data fetching from the SRAM for the given amount of microcode program runs. In default mode after power-up value of the bits is "000" and no U and V command lines of microcode program are skipped.

By setting the bits to a value larger than "000" then in the amount of microcode program runs defined by the UVSKIP bits the U and V command lines are skipped. This can be used to allocate relatively more data space of SRAM to Y information when needed.

VS23S010C Datasheet 8 VIDEO DISPLAY CONTROLLER COMMANDS



8.5 Write Picture Index Start Address (2Ch)

To write the Picture Index Start Address register XCS pin must be first asserted and opcode 2Ch clocked into the device. After that the two byte value is clocked in the device via SI pin. MSB is clocked in first. Bits 15 and 14 are zeroes. When XCS pin is deasserted the Picture Index Start Address register will be updated.




Figure 63: SPI Write Picture Index Start Address

The actual index start byte address is the register value shift left by two. At that address is the line index address of the line #0. Line index consists of three data bytes. Line index format is shown in Figure 30. The line index addresses for consecutive lines are got by incrementing the picture index start byte address by three. The index addresses can be only in the first half of the SRAM.

If line index address is less than the index start byte address, then the current line is protoline, otherwise it is normal line (i.e. first protoline, then normal and finally end is again protoline). Note, that line index is a bit address and Picture Index Start Address has to be shift left by five for the above comparison.

Refer to Chapter 6.2.3 for more information about SRAM organization in Video Display Controller mode.

In Direct DAC mode the Index Start Address is used as the start address of DAC data buffer. The register value is shifted left by one to generate DAC data buffer start address, refer to Figure 36. In direct DAC mode all 16 bits of the Index Start address register are used. The value has to be larger than 0000h in Direct DAC mode.

8.6 Write Video Display Controller Control2 (2Dh)

To write the Video Display Controller Control2 register XCS pin must be first asserted and opcode 2Dh clocked into the device. After that two byte value is clocked in the device via SI



pin. The two byte value is input MSB (bit 15) first. When XCS pin is deasserted the Video Display Controller Control2 register will be updated.




Figure 64: SPI Write Video Display Controller Control2

Video Display Controller Control2 register is written last to enable the Video Generator.

Video Display Controller Control2 register contains following parameters for Video Display Controller.

Bit	Name				Description
15	ENA	Enable Video Display Controller	W	0	Video Display Controller off (default)
				1	Video Display Controller on
14	VMOD	Video Mode	W	0	NTSC (default)
				1	PAL
13-10	PLEN	Program Length	W	0h	PLEN+1 cycles, not allowed (default)
				>0h	PLEN+1 cycles, usable range
9-0	LCNT	Line Count	W	000h	LCNT+1 lines (default)

ENA Bit ENA bit enables the Video Display Controller. In default mode after power-up bit value is "0" and Video Display Controller is disabled.

Setting the bit to "1" will enable the Video Display Controller block. Before that the other Video Display Controller registers have to be written to correct values. Also line indexes and other video data need to be written to SRAM beforehand. It is of course possible to update video information in SRAM also when Video Display Controller is enabled.

VMOD Bit VMOD bit is used to select between NTSC and PAL mode video output. Default value is "0" which selects NTSC mode.

Setting bit high selects PAL mode. In that mode the phase of part of the color information on the video signal is reversed with each line, i.e. V signal is negated.



When NTSC mode is selected, the CSClk frequency is 3.579545 MHz. When PAL is selected, the CSClk frequency is 4.433618 MHz.

PLEN Bits PLEN bits define the amount of VClk cycles, which one run of the microcode program in normal line part lasts. The default value is 0h, which is not allowed. The protoline is not affected by these bits, there a program run lasts always eight cycles.

Write these bits to a value 1h or higher and then the program run lasts PLEN+1 VClk cycles.

LCNT Bits LCNT bits are used to define the line count of video picture. LCNT+1 is total amount of lines. Default value is 000h. Maximum amount of lines is 1024.

LCNT is used to define when the fetching of line indexes starts again from SRAM position given by Picture Index Start Address.

8.7 Write U Table (2Eh)

To write the U Table register XCS pin must be first asserted and opcode 2Eh clocked into the device. After that two byte value is clocked in the device via SI pin. The two byte value is input MSB (bit 15) first. When XCS pin is deasserted the U Table register will be updated.




Figure 65: SPI Write U Table

Bit		Name	Туре		Description
15-12	U3	U Table Value #3	W	0h	U#3 (default)
11-8	U2	U Table Value #2	W	0h	U#2 (default)
7-4	U1	U Table Value #1	W	0h	U#1 (default)
3-0	U0	U Table Value #0	W	0h	U#0 (default)

U Table is a register where four four-bit U values can be set. Default value after power-up is 0000h. U Table is used when TRUV bit in Video Display Controller Control1 register is set to



high. The two U bits fetched from SRAM by the microcode program are used select one of four-bit values from register as U output to Color Modulator instead of the value from SRAM. With SRAM bits "00" U0 is select as output, "01" selects U1, "10" selects U2 and finally with "11" the output is U3.

With TRUV bit and this table it is possible to generate with two SRAM bits an U output that is not symmetrical to mid-value.

8.8 Write V Table (2Fh)

To write the V Table register XCS pin must be first asserted and opcode 2Fh clocked into the device. After that two byte value is clocked in the device via SI pin. The two byte value is input MSB (bit 15) first. When XCS pin is deasserted the V Table register will be updated.




Figure 66: SPI Write V Table

Bit		Name	Туре		Description
15-12	V3	V Table Value #3	W	0h	V#3 (default)
11-8	V2	V Table Value #2	W	0h	V#2 (default)
7-4	V1	V Table Value #1	W	0h	V#1 (default)
3-0	V0	V Table Value #0	W	0h	V#0 (default)

V Table is a register where four four-bit V values can be set. Default value after power-up is 0000h. V Table is used when TRUV bit in Video Display Controller Control1 register is set to high. The two V bits fetched from SRAM by the microcode program are used select one of four-bit values from register as V output to Color Modulator instead of the value from SRAM. With SRAM bits "00" V0 is select as output, "01" selects V1, "10" selects V2 and finally with "11" the output is V3.

With TRUV bit and this table it is possible to generate with two SRAM bits an V output that is not symmetrical to mid-value.



8.9 Write Program (30h)

To write the Program register XCS pin must be first asserted and opcode 30h clocked into the device. After that four byte value is clocked in the device via SI pin. The four byte value is input MSB (bit 31) first. When XCS pin is deasserted the Program register will be updated.




Figure 67: SPI Write Program

The Program register contains four lines (bytes) of microcode for the Video Generator. The next table shows the coding for one command line (byte). All four program bytes have the same coding. The default value of Program is 0000h after power-up.

Bit		Name		Description
7-6	CC	Command Code	00	Pick a (U) (default)
			01	Pick b (V)
			10	Pick y (Y)
			11	Pick -
5-3	BA	Bit Amount	000	Amount of bits taken (range 1 to 8) (default)
2-0	DS	Data Shifts	000	Amount of data shifting (range 0 to 6) (default)



CC Bits CC Bits are the command code for the operation. Pick a takes the U value either straight from SRAM data or from the U Table. Pick b takes the V value either straight from SRAM data or from the V Table. Pick y takes the Y value from the SRAM data. Pick - does not take any value, but it may do data shifting.

BA Bits The amount of bits taken is BA+1. For U and V there is an upper limit of six bits. If U and V tables are used then two bits are needed for U and V.

DS Bits DS bits define the shift amount of data. The shifts should equal the amount of bits taken. The shift range is from 0 to 6. If more than six bits are taken, then the rest of the shifts should be done on the next program cycle.

The program below translates to following 32-bit word, C4BC5C1Ch. Cycle 0 is in bits 7-0, cycle 1 in bits 15-8 and so on.

cycle	pick a b y -	bits 18	shift 06	
0	a	4	4 // take U(4), shift	; 4
1	b	4	4 // take V(4), shift	: 4
2	У	8	4 // take Y(8), shift	: 4
3	-	x	4 // idle, shift 4	
2 3	у -	-	-	; 4

Note, that the program defines the order of video data in SRAM. The data order in SRAM is the same as the order and amount of data taken in the microcode program.

8.10 Read Current Line and PLL Lock (53h)

The 10-bit Line Counter value can be read to determine on what line of the video picture the Video Display Controller is at the end of the SPI command. Additionally, 8x PLL lock state is given as is the state of the Video Generator Block Move, which is also shown on MVBLK pin.

To read the Video Display Controller Frame Length register XCS pin must be first asserted and opcode 53h clocked into the device. After that two byte value is clocked out from the device via SO pin. The two byte value is output MSB (bit 15) first. When XCS pin is deasserted, the clocking out of data is ended and SO pin goes to high-impedance state.

Bit		Туре	Description		
15	PLLLCK	8×PLL Lock	R	0	PLL not locked (default)
				1	PLL locked
14	MVBS	Block Move State	R	0	Block move idle (default)
				1	Block move active
9-0	CL	Current Line	R	000h	Line counter value (default)



VS23S010C Datasheet 8 VIDEO DISPLAY CONTROLLER COMMANDS




Figure 68: SPI Read Current Line and PLL Lock

PLLLCK Bit PLLLCK is used to signal if the 8x PLL is locked to incoming VXTAL crystal oscillator frequency. The default value after power-up is "0" and 8x PLL is not locked when low value is read. If bit is high, 8x PLL is locked.

The PLL lock check sequence is described in Chapter 8.4.

MVBS Bit The default value of MVBS is "0" and block move is inactive then. If bit is high, then block move is under way.

CL Bits These bits show the current value of the Video Display Controller Line counter. Default value after reset is 000h. The range is from 0 to 1023. When the value is read, it is updated just before the SPI command is received by the VS23S010C-L.

8.11 Write Block Move Control1 (34h)

To write the Block Move Control1 register XCS pin must be first asserted and opcode 34h clocked into the device. After that five byte value is clocked in the device via SI pin. The five byte value is input MSB (bit 39) first. When XCS pin is deasserted the Block Move Control1 register will be updated.






Figure 69: SPI Write Block Move Control1

Bit		Name	Туре		Description
39-24	MVSRC	Source Address	W	0000h	Source address bits 16-1 (default)
23-8	MVTGT	Target Address	W	0000h	Target address bits 16-1 (default)
4	PYF	Low-pass Y Filter	W	0	Filter disabled (default)
				1	Filter enabled
3	DACC	DAC Control	W	0	Small current mode(default)
				1	Large current mode
2	MVSRC0	Source Address	W	0	Source address bit 0 (default)
1	MVTGT0	Target Address	W	0	Target address bit 0 (default)
0	MVDIR	Move Direction	W	0	Move forward (default)
					Move backward

Block Move is described generally in Chapter 6.2.6.



MVSRC, MVSRC0 Bits MVSRC bits define the 17-bit wide byte source start address for block move. The default value is 00000h. The address points to the first byte of the block. Note, address bit 0 is in position 2 of the 40-bit wide control word.

MVTGT, MVTGT0 Bits MVTGT bits define the 17-bit wide byte target address for block move. The default value is 00000h. The address points to the first byte of the block target area. Note, address bit 0 is in position 1 of the 40-bit wide control word.

PYF Bit PYF bit is used to enable the low-pass luma filter. The default value after reset is "0" and the filter is disabled. To enable the filter write "1" to PYF bit.

DACC Bit DACC bit is used to control Video DAC current. The default value set in reset is "0" which puts the Video DAC to small current mode. To change the Video DAC to large current mode write DACC bit to "1".

MVDIR Bit This bit selects the block move direction. The default value after reset is "0" and so the move direction is forward (i.e. SRAM addresses increase). By setting the bit high the move direction changes to backward (i.e. SRAM addresses decrease).

Note, when MVDIR bit is high, the MVSRC address is the for the last byte to be moved and also the MVTGT address is for the last target byte position.

8.12 Write Block Move Control2 (35h)

To write the Block Move Control2 register XCS pin must be first asserted and opcode 35h clocked into the device. After that four byte value is clocked in the device via SI pin. The four byte value is input MSB (bit 31) first. The five MSBs of the data are don't cares. When XCS pin is deasserted the Block Move Control2 register will be updated.

Bit	Name		Туре		Description
26-16	MVSKP	Block Move Skip	W	000h	Skip between lines (default)
15-8	MVLEN	Block Move Length	W	00h	Length of block (X dir.) (default)
7-0	MVLIN	Block Move Lines	W	00h	Amount of lines (Y dir.) (default)

MVSKP Bits MVSKP bits define the amount of bytes between two lines of the moved block. The default value is 000h and the range is from 0 to 2047.






Figure 70: SPI Write Block Move Control2

MVLEN Bits The MVLEN bits are used to define how many consecutive bytes belong to the block to be moved. The MVLEN bits can be described as the X dimension of the block. The default value after power-up is 00h and the range varies from 1 to 256 (i.e. the actual amount of bytes is MVLEN+1).

MVLIN Bits The MVLIN bits are used to define how many lines belong to the block to be moved. The MVLIN bits can be described as the Y dimension of the block. The default value after power-up is 00h and the range varies from 1 to 256 (i.e. the actual amount of lines is MVLIN+1).


VS23S010C Datasheet 8 VIDEO DISPLAY CONTROLLER COMMANDS



8.13 Start Block Move (36h)

Start Block Move command is a one-byte command used to enable a single block move operation. Before writing this command set the Block Move Control registers to correct values. Check also that the previous block move is already finalized, i.e. MVBLK pin is low or MVBS bit is low, when Video Display Controller Status register is read.

To write the Start Block Move register XCS pin must be first asserted and opcode 36h clocked into the device. When last bit of opcode is received the Block Move operation begins. After writing the byte XCS pin is deasserted.





9 8-Bit Parallel Interface Commands and Addressing

8-bit parallel interface is an 8080 and NAND Flash type interface. It is an alternative interface to SRAM and when it is used the SPI interface must be inactive. So, XCS must be "1" when 8-bit parallel interface is used.

A valid 8-bit interface operation is started by first asserting XCSPAR pin. After that the host controller clocks out a valid 8-bit opcode. Following the opcode are three address bytes sent by the host controller. If there is a write operation the host sends data bytes to the device. In read operation the device starts clocking out data one clock cycle after the address. The operation is ended by deasserting the XCSPAR pin.

9.1 8-Bit Parallel Interface Read

The Read command can be used to sequentially read a continuous stream data from the device by providing clock signal once the initial starting address has been specified. The device has on internal address counter that increments on every cycle.

To perform a read operation, XCSPAR must first be asserted and read opcode 02h must be clocked into device. After the opcode three address bytes are clocked into the device to specify the starting address location of the first byte to read within SRAM. Note, that two LSBs of the address have to be zeros always.

After address bytes additional clock cycles will result in data being output on the parallel interface. When the last byte (1FFFFh) of the SRAM has been read, the reading will continue from the beginning of the array (00000h). If VS23S010C-L is part of the Multi-IC configuration then the reading will continue from the start address of the next VS23S010C-L in the system.

Deasserting the XCSPAR pin will terminate the read operation and parallel interface goes to high-impedance state.

9.2 8-Bit Parallel Interface Write

Prior to writing the device must be selected by bringing XCSPAR pin low. Once the device is selected the Write command can be started by issuing a Write instruction (opcode 02h) followed by a 24-bit address. Note, that two LSBs of the address have to be zeros always.

The device works in sequential mode where after the initial data byte additional bytes can be clocked into device. The internal address pointer is automatically incremented. When the internal address pointer reaches its maximum value (1FFFFh) it rolls over to 00000h. If VS23S010C-L is part of Multi-IC setup then the writing will continue to the beginning of the next VS23S010C-L SRAM array. This allows the operation to continue indefinitely, however, previ-



VS23S010C Datasheet

9 8-BIT PARALLEL INTERFACE COMMANDS AND ADDRESSING




Figure 72: 8-Bit Parallel Interface Read

ous data will be overwritten. Note, that the amount of written data bytes has to be a multiple of four, e.g. 4, 8, 12, 16 and so on. Also note that after last byte at least one dummy byte is needed by the VS23S010C-L.






Figure 73: 8-Bit Parallel Interface Write

10 KNOWN ISSUES



10 Known Issues

Below are described situations in which VS23S010C-L devices with datecode 1441 behave differently than expected. VLSI Solution Oy intends to correct these issues.

10.1 Powering Up

Depending on the risetime of VCC pin, the ambient temperature and the final level of VCC pin the startup of the VS23S010C-L can take relatively long time.

Typically when risetime of VCC is fast, the final VCC level is above 1.75 V and operating temperature is not much below room temperature, the VS23S010C-L is fully operational in 20 ms after power-up. However, if the slope of VCC is slow, the final level is below 1.7 V and the ambient temperature is near the lowest allowed, the powering up can take several seconds.

10.2 Idle Current

Typically when VS23S010C-L is in idle state the VCC current is below 100 μ A. Sometimes the idle current of VS23S010C-L can be up to 300 μ A after power-up.

There is a simple method for lowering the excess idle current. This can be done by making the following SPI operations five times. The SPI sequence for lowering idle current is as follows:

- Send a SPI command 2Bh and after that 1000h as data in single I/O mode.
- Send a SPI command 2Bh and after that 0000h as data in single I/O mode.
- Repeat the above sequence five times.

VS23S010C Datasheet



11 Document Version Changes

This chapter describes the most important changes to this document.

Version 0.9, 2015-01-16

• Reorganized Chapter 3

Version 0.8, 2015-01-09

- VXTAL crystal oscillator for Video Display Controller clock
- Fast SPI write modes when Video Display Controller is on
- Digital video control outputs
- Added two bits to Status register.
- Added information about Video Display Controller use.
- Pull-up resistors in XWP/IO2 and XHOLD/IO3 pins
- Multi-bit address SPI modes
- Manufacturer and device ID changed, amount of VS23S010C-Ls in system can be read.

Version 0.7, 2013-05-30

- Video Display Controller changed totally.
- Added Multi-IC functionality.
- Added SPI Word, Page and Sequential modes.
- Added Status register write.
- New packages and pin-outs

Version 0.6, 2012-06-14

- Updated clock frequency and power consumption information.
- Reorganized document according to functionality.

Version 0.5, 2012-02-03

• Added information for SOIC16 package.



Version 0.4, 2011-08-15

• Added information for VS23S010A engineering samples.



VS23S010C Datasheet

12 CONTACT INFORMATION

12 Contact Information

VLSI Solution Oy Entrance G, 2nd floor Hermiankatu 8 FI-33720 Tampere FINLAND

URL: http://www.vlsi.fi/ Phone: +358-50-462-3200 Commercial e-mail: sales@vlsi.fi

For technical support or suggestions regarding this document, please participate at http://www.vsdsp-forum.com/ For confidential technical discussions, contact support@vlsi.fi