VS232



Dual High-Performance RS232 Line Drivers/Receivers

### **General Description**

The VS232 is a dual driver/receiver that includes a capacitive voltage generator to supply TIA/EIA-232-F voltage levels from a single 5-V supply. Each receiver converts TIA/EIA-232-F inputs to 5-V TTL/CMOS levels. These receivers have a typical threshold of 1.3 V, a typical hysteresis of 0.5 V, and can accept  $\pm$ 30V inputs. Each driver converts TTL/CMOS input levels into TIA/EIA-232-F levels. The driver, receiver, and voltage-generator functions are available as cells in the Texas Instruments LinASIC<sup>TM</sup> library. The Operating free-air temperature T<sub>A</sub> of VS232 is from 0°C to 70°C.

## **General Characteristics**

- Operates from a Single 5-V Power Supply
- By LinBiCMOS<sup>TM</sup> technology
- Two Drivers and Two Receivers
- 30-V Input Levels
- Low Supply Current . . . 8 mA Typical
- Compatible with Maxim MAX232
- ESD Protection Exceeds 2000V

## Logic diagram



#### **Pin Configuration**

VS232 . . . DW or N PACKAGE

## (TOP VIEW)

C1+ [ V <sub>S+</sub> [ C1- [ C2+ [ V <sub>S</sub> - [ V <sub>S</sub> - [ T2OUT [ P2IN [	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10	] V <sub>CC</sub> ] GND ] T10UT ] R1IN ] R10UT ] T1IN ] T2IN ] R20UT
R2IN [	8	9	] R2OUT

## Applications

- Battery-Powered Systems,
- Terminals,
- Modems, and
- Computers

## SPECIFICATIONS

## Absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Input supply voltage range, V <sub>CC</sub>	-0.3 V to 6 V
Positive output supply voltage range, $V_{\mbox{\scriptsize S}^{\ast}}$	$V_{\rm CC}$ – 0.3 V to 15 V
Negative output supply voltage range, $V_{\text{S}\text{-}}$	-0.3 V to -15 V
Input voltage range, V <sub>1</sub> : Driver	-0.3 V to VCC + 0.3 V
Receiver	±30 V
Output voltage range, $V_0$ : T1OUT, T2OUT	$V_{\text{S}\text{-}}$ – 0.3 V to $V_{\text{S}\text{+}}$ + 0.3 V
R1OUT, R2OUT	–0.3 V to V <sub>CC</sub> + 0.3 V
Short-circuit duration : T1OUT, T2OUT	Unlimited
Operating free-air temperature range, $T_A$ : VS232	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	−65°C to 150°C
Lead Temperature : 1.6mm from case (1/16 inch), sold	ering 10sec 260°C

## **Recommended operating conditions**

	MIN	NOM	МАХ	UNIT
V <sub>cc</sub> Supply voltage	4.5	5	5.5	v
V <sub>IH</sub> High-level input voltage (T1IN,T2IN)	2			v
V <sub>IL</sub> Low-level input voltage (T1IN, T2IN)			0.8	v
Receiver input voltage R1IN, R2IN			±30	v
Operating free-air temperature <i>T</i> <sub>A</sub>	0		70	°C

Electrical characteristics over recommended ranges of supply voltage and operating
free-air emperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP+	MAX	UNIT
VOH High-level output voltage	TIOUT, T2OUT	$R_L{=}3~K~\Omega$ to GND	5	7		v
	RIOUT, R2OUT	I <sub>OH</sub> =-1 mA	3.5			
VOL Low- level output voltage*	TIOUT, T2OUT	$R_L{=}3~K\ \Omega$ to GND		-7	-5	v
	RIOUT, R2OUT	IoL=3.2 mA			0.4	
VIT+ receiver positive-going input threshold	R1IN, R2IN	$V_{CC}$ =5v $T_A$ =25°C		1.7	2.4	v
voltage						
VIT- receiver negative-going input threshold	R1IN, R2IN	Vcc=5v T_A=25°C	0.8	1.2		v
voltage						
V <sub>hys</sub> Input hysteresis voltage	R1IN, R2IN	V <sub>CC</sub> =5v	0.2	0.5	1	v
ri Receive Input resistance	R1IN, R2IN	Vcc=5v T_A=25°C	3	5	7	kΩ
r <sub>O</sub> Output resistance	TIOUT, T2OUT	$V_{S+}=V_{S-}=0 V_0=\pm 2 v$	300			Ω
IOS++Short-circuit ouput current	TIOUT, T2OUT	V <sub>cc</sub> =5.5v V <sub>0</sub> =0		$\pm 10$		mA
IIS Short-circuit iuput current	TIIN, T2IN	V <sub>I</sub> =0			200	uA
I <sub>CC</sub> Supply current		Vcc=5.5v All outputs		8	10	mA
		open, T <sub>A</sub> =25°C				

+ All typical values are at  $V_{\text{CC}}$  = 5 V and  $T_{\text{A}}$  = 25°C.

\* The algebraic convention, in which the least-positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.

\*\* Not more than one output should be shorted at a time.

# Switching characteristics, VCC = 5 V, TA = $25^{\circ}$ C

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
tPLH(R) Receiver propagation delay time, low-to high-level output	See Figure2	500	ns
tPLH(R) Receiver propagation delay time, high-to low-level output	See Figure2	500	ns
SR Driver siew rate	RL=3 k $\Omega$ to 7 k $\Omega$	30	V/ µs
	See Figure3		
SR(tr) Driver transition region slew rate	See Figure4	3	V/µs

## **Application Information**



<sup>†</sup>C3 can be connected to V<sub>CC</sub> or GND.

**Typical Operating Circuit** 

## **Parameter Measurement Information**



- NOTES: A. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , duty cycle  $\leq 50\%$ .
  - B. CL includes probe and jig capacitance.
  - C. All diodes are 1N3064 or equivalent.





NOTES: A. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , duty cycle  $\leq 50\%$ . B. C<sub>L</sub> includes probe and jig capacitance.

## Driver Test Circuit and Waveforms for t<sub>PHL</sub> and t<sub>PLH</sub> Measurements (5-us Input)



NOTE A: The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , duty cycle  $\leq 50\%$ .

#### Test Circuit and Waveforms for tTHL and tTLH Measurements (20-µs Input)