


## Features

- Enhancement mode
- Low RDS(on) to minimize conduction losses
- VitoMOS® II Technology
- 100% Avalanche Tested
- Optimized Qg, Qgd, and Qgd/Qgs ratio to minimize switching losses


$V_{DS}$	100	V
$R_{DS(on),TYP} @ V_{GS}=10\text{ V}$	1.8	$\text{m}\Omega$
$I_D(\text{Wire bond Limited})$	195	A

TO-263



Halogen-Free

Part ID	Package Type	Marking	Packing
VS1891GMH	TO-263	1891GMH	800pcs/Reel



## Maximum ratings, at $T_A = 25^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter	Rating	Unit
$V(BR)DSS$	Drain-Source breakdown voltage	100	V
$V_{GS}$	Gate-Source voltage	$\pm 20$	V
$I_S$	Diode continuous forward current (Wire bond limited)	$T_c = 25^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Wire bond limited)	$T_c = 25^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Wire bond limited)	$T_c = 100^\circ\text{C}$	A
$I_{DM}$	Pulse drain current tested ①	$T_c = 25^\circ\text{C}$	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A = 25^\circ\text{C}$	A
		$T_A = 70^\circ\text{C}$	A
$E_{AS}$	Maximum Avalanche energy, single pulsed ②	2116	mJ
$P_D$	Maximum power dissipation ③	$T_c = 25^\circ\text{C}$	W
$P_{DSM}$	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$	W
$T_{J,TSTG}$	Operating Junction and Storage Temperature Range	-55 to 175	°C

## Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	0.23	0.28	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	50	60	°C/W

**Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max	Unit
<b>Static Electrical Characteristics @ <math>T_j=25^\circ\text{C}</math> (unless otherwise stated)</b>						
V(BR)DSS	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=1\text{mA}$	100	--	--	V
IDSS	Zero Gate Voltage Drain Current( $T_j=25^\circ\text{C}$ )	$V_{DS}=100\text{V}, V_{GS}=0\text{V}$	--	--	1	$\mu\text{A}$
	Zero Gate Voltage Drain Current( $T_j=125^\circ\text{C}$ ) <sup>⑦</sup>	$V_{DS}=100\text{V}, V_{GS}=0\text{V}$	--	--	100	$\mu\text{A}$
IGSS	Gate-Body Leakage Current	$V_{GS}=\pm 20\text{V}, V_{DS}=0\text{V}$	--	--	$\pm 100$	nA
VGS(th)	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.5	3	3.5	V
RDS(on)	Drain-Source On-State Resistance <sup>⑧</sup>	$V_{GS}=10\text{V}, I_D=80\text{A}$	--	1.8	2.4	$\text{m}\Omega$
		$T_j=100^\circ\text{C}$ <sup>⑦</sup>	--	2.7	--	$\text{m}\Omega$

**Dynamic Electrical Characteristics @  $T_j = 25^\circ\text{C}$  (unless otherwise stated)**

Ciss	Input Capacitance <sup>⑦</sup>	$V_{DS}=50\text{V}, V_{GS}=0\text{V}, f=100\text{KHz}$	--	12560	--	pF
Coss	Output Capacitance <sup>⑦</sup>		--	1810	--	pF
Crss	Reverse Transfer Capacitance <sup>⑦</sup>		--	30	--	pF
Rg	Gate Resistance <sup>⑦</sup>	f=1MHz	--	2.1	--	$\Omega$
Qg	Total Gate Charge <sup>⑦</sup>	$V_{DS}=50\text{V}, I_D=80\text{A}, V_{GS}=10\text{V}$	--	200	--	nC
Qgs	Gate-Source Charge <sup>⑦</sup>		--	58	--	nC
Qgd	Gate-Drain Charge <sup>⑦</sup>		--	48	--	nC

**Switching Characteristics <sup>⑦</sup>**

Td(on)	Turn-on Delay Time	$V_{DD}=50\text{V}, I_D=80\text{A}, R_G=3\Omega, V_{GS}=10\text{V}$	--	34	--	ns
Tr	Turn-on Rise Time		--	119	--	ns
Td(off)	Turn-Off Delay Time		--	113	--	ns
Tf	Turn-Off Fall Time		--	92	--	ns


**Source- Drain Diode Characteristics@  $T_j = 25^\circ\text{C}$  (unless otherwise stated)**

VSD	Forward on voltage	$I_{SD}=80\text{A}, V_{GS}=0\text{V}$	--	0.86	1	V
Trr	Reverse Recovery Time <sup>⑦</sup>	$V_{DD}=80\text{V}$	--	98	--	ns
		$I_{sd}=80\text{A}, V_{GS}=0\text{V}$ $di/dt=100\text{A}/\mu\text{s}$	--	144	--	nC


NOTE:

- ① Single pulse; pulse width  $\leq 100\mu\text{s}$ .
- ② This maximum value is based on starting  $T_j = 25^\circ\text{C}$ ,  $L = 0.5\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 92\text{A}$ ,  $V_{GS} = 10\text{V}$ ; 100% FT tested at  $L = 0.5\text{mH}$ ,  $I_{AS} = 51\text{A}$ .
- ③ The power dissipation  $P_d$  is based on  $T_j(\text{max})$ , using junction-to-case thermal resistance  $R_{\theta JC}$ .
- ④ The power dissipation  $P_{dsm}$  is based on  $T_j(\text{max})$ , using junction-to-ambient thermal resistance  $R_{\theta JA}$ .
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad).
- ⑥ The value of  $R_{\theta JA}$  is measured with the device in a still air environment with  $TA = 25^\circ\text{C}$ .
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width  $\leq 380\mu\text{s}$ ; duty cycles 2%.


## Typical Characteristics




**Fig1.** Typical Output Characteristics




**Fig2.** Typical  $V_{GS(TH)}$  Gate -Source Voltage Vs.  $T_j$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Typical Normalized On-Resistance Vs.  $T_j$




**Fig5.** Typical On Resistance Vs Gate -Source Voltage




**Fig6.** Typical On Resistance Vs Drain Current


## Typical Characteristics




**Fig7.** Typical Source-Drain Diode Forward Voltage




**Fig8.** Maximum Safe Operating Area




**Fig9.** Typical Capacitance Vs. Drain-Source Voltage



**Fig10.** Typical Gate Charge Vs. Gate-Source Voltage




**Fig11.** Power Dissipation Vs. Case Temperature




**Fig12.** Maximum Drain Current Vs. Case Temperature


## Typical Characteristics




**Fig13.** Typical V(BR)DSS Vs T<sub>j</sub>




**Fig14.** Maximum Avalanche Energy vs Temperature (°C)



**Fig15 .** Normalized Maximum Transient Thermal Impedance




**Fig16.** Unclamped Inductive Test Circuit and waveforms



**Fig17.** Switching Time Test Circuit and waveforms

## Marking Information



1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (1891GMH)

3rd line: Date code (XXXYWW)


XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

### TO-263 Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	4.400	4.570	4.700
A1	0.000	0.100	0.200
A2	2.300	2.400	2.500
b	0.700	0.800	0.900
b2	1.200	1.270	1.360
c	0.381	0.500	0.737
c2	1.220	1.300	1.350
D	8.600	9.200	9.300
D1	6.860		
e	2.540 BSC		
E	9.780	9.880	10.260
E1	6.225		
H	14.700	15.100	15.500
L	2.000	2.550	2.750
L1	1.000	1.200	1.400
L2	1.300	1.600	1.700
L3	0.255 BSC		

#### Notes:

1. Refer to JEDEC TO-263 variation AB
2. Dimension "D" & "E" do NOT include mold flash, mold flash shall not exceed 0.127mm per side.