Vishay Semiconductors

### Thyristor/Thyristor (MAGN-A-PAK Power Modules), 320 A



MAGN-A-PAK

| PRODUCT SUMMARY    |                               |  |  |  |  |  |
|--------------------|-------------------------------|--|--|--|--|--|
| I <sub>T(AV)</sub> | 320 A                         |  |  |  |  |  |
| Туре               | Modules - Thyristor, Standard |  |  |  |  |  |
| Package            | MAGN-A-PAK                    |  |  |  |  |  |
| Circuit            | Two SCRs doubler circuit      |  |  |  |  |  |

### FEATURES

- High voltage
- Electrically isolated base plate
- 3600 V<sub>RMS</sub> isolating voltage
- Industrial standard package
- · Simplified mechanical designs, rapid assembly
- High surge capability
- Large creepage distances
- UL approved file E78996
- · Designed and qualified for industrial level
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

#### DESCRIPTION

This new VSK series of MAGN-A-PAK modules uses high voltage power thyristor/thyristor in doubler circuit configuration. The semiconductors are electrically isolated from the metal base, allowing common heatsinks and compact assemblies to be built. They can be interconnected to form single phase or three phase bridges or as AC-switches when modules are connected in anti-parallel mode. These modules are intended for general purpose applications such as battery chargers, welders, motor drives, UPS, etc.

| MAJOR RATINGS AND CHARACTERISTICS  |                 |              |                   |  |  |  |  |  |
|------------------------------------|-----------------|--------------|-------------------|--|--|--|--|--|
| SYMBOL                             | CHARACTERISTICS | VALUES       | UNITS             |  |  |  |  |  |
| I <sub>T(AV)</sub>                 | 70 °C           | 320          |                   |  |  |  |  |  |
| I <sub>T(RMS)</sub>                |                 | 710          | ۸                 |  |  |  |  |  |
|                                    | 50 Hz           | 9000         | A                 |  |  |  |  |  |
| I <sub>TSM</sub>                   | 60 Hz           | 9420         |                   |  |  |  |  |  |
| l <sup>2</sup> t                   | 50 Hz           | 405          | kA <sup>2</sup> s |  |  |  |  |  |
| 1-1                                | 60 Hz           | 370          | KA-S              |  |  |  |  |  |
| l²√t                               |                 | 4050         | kA²√s             |  |  |  |  |  |
| V <sub>DRM</sub> /V <sub>RRM</sub> |                 | 1200 to 1600 | V                 |  |  |  |  |  |
| TJ                                 | Range           | -40 to 130   | °C                |  |  |  |  |  |

#### **ELECTRICAL SPECIFICATIONS**

| VOLTAGE RAT | INGS            |  |   |  |
|-------------|-----------------|--|---|--|
| TYPE NUMBER | VOLTAGE<br>CODE | V <sub>RRM</sub> /V <sub>DRM</sub> , MAXIMUM REPETITIVE<br>PEAK REVERSE AND OFF-STATE<br>BLOCKING VOLTAGE<br>V | V <sub>RSM</sub> , MAXIMUM<br>NON-REPETITIVE PEAK<br>REVERSE VOLTAGE<br>V | I <sub>RRM</sub> /I <sub>DRM</sub><br>AT 130 °C<br>MAXIMUM<br>mA |
| VS-VSKT320- | 12              | 1200 1300  |   | 50   |
| V3-V3R1320- | 16              | 1600   | 1700  | 50   |

Revision: 17-Jul-14 1 Document Number: 94085 For technical questions within your region: <u>DiodesAmericas@vishay.com</u>, <u>DiodesAsia@vishay.com</u>, <u>DiodesEurope@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>





www.vishay.com

SHAY

### **VS-VSKT320PbF Series**

Vishay Semiconductors

| PARAMETER                                    | SYMBOL                              | TEST CONDITIONS  |   |                          | VALUES | UNITS               |
|--|-------------------------------------|--|---|--------------------------|--------|---------------------|
| Maximum average on-state current             | L                                   | 180° conduction  | half sino wava  |                          | 320    | А                   |
| at case temperature                          | I <sub>T(AV)</sub>                  | Too conduction   | i, hali sine wave   |                          | 70     | °C                  |
| Maximum RMS on-state current                 | I <sub>T(RMS)</sub>                 | As AC switch   |   |                          | 710    |                     |
|  |                                     | t = 10 ms  | No voltage  |                          | 9000   |                     |
| Maximum peak, one-cycle on-state             |                                     | t = 8.3 ms   | reapplied   |                          | 9420   | А                   |
| non-repetitive, surge current                | I <sub>TSM</sub>                    | t = 10 ms  | 100 % V <sub>BBM</sub>  |                          | 7570   |                     |
|  |                                     | t = 8.3 ms   | reapplied   | Sinusoidal<br>half wave, | 7920   |                     |
|  |                                     | t = 10 ms  | No voltage  | initial T <sub>J</sub> = | 405    | - kA <sup>2</sup> s |
| Manimum 124 for function of                  | l <sup>2</sup> t                    | t = 8.3 ms   | reapplied   | T <sub>J</sub> maximum   | 370    |                     |
| Maximum I <sup>2</sup> t for fusing          | 1-1                                 | t = 10 ms  | 100 % V <sub>RRM</sub>  |                          | 287    |                     |
|  |                                     | t = 8.3 ms   | reapplied   |                          | 262    |                     |
| Maximum I <sup>2</sup> $\sqrt{t}$ for fusing | l²√t                                | t = 0.1 ms to 10   | ms, no voltage re   | 4050                     | kA²√s  |                     |
| Low level value or threshold voltage         | V <sub>T(TO)1</sub>                 | (16.7 % x $\pi$ x $I_{T(J)}$<br>T <sub>J</sub> = T <sub>J</sub> maximum  | $A_{V} < I < \pi \times I_{T(AV)},$   | 0.80                     | v      |                     |
| High level value of threshold voltage        | V <sub>T(TO)2</sub>                 | $(I > \pi \times I_{T(AV)}), T_J$  | = T <sub>J</sub> maximum  |                          | 1.03   |                     |
| Low level value on-state slope resistance    | r <sub>t1</sub>                     | (16.7 % x $\pi$ x $I_{T(J)}$<br>T <sub>J</sub> = T <sub>J</sub> maximum  | $A_{V} < I < \pi \times I_{T(AV)},$   | 0.75                     | mΩ     |                     |
| High level value on-state slope resistance   | r <sub>t2</sub>                     | $(I > \pi x I_{T(AV)}), T_J = T_J$ maximum   |   |                          | 0.53   | 11152               |
| Maximum peak on-state or                     |                                     |  | $I_{TM} = 750 \text{ A}, T_J = T_J \text{ maximum, } 180^{\circ} \text{ conduction,}$<br>average power = $V_{T(TO)} \times I_{T(AV)} + r_f \times (I_{T(RMS)})^2$ |                          | 1.37   |                     |
| forward voltage drop                         | V <sub>TM</sub> , V <sub>FM</sub> , | $I_{TM} = 750 \text{ A}, T_J = 25 \text{ °C}, 180^{\circ} \text{ conduction},$<br>average power = $V_{T(TO)} \times I_{T(AV)} + r_t \times (I_{T(RMS)})^2$ |   |                          | 1.40   | V                   |
| Maximum holding current                      | Ι <sub>Η</sub>                      |  | Anode supply = 12 V, initial $I_T$ = 30 A, $T_J$ = 25 °C  |                          |        |                     |
| Maximum latching current                     | ١L                                  |  | 12 V, resistive loa<br>, 100 μs, Τ <sub>J</sub> = 25  |                          | 1000   | mA                  |

| SWITCHING                   |                |  |        |       |  |  |
|-----------------------------|----------------|--|--------|-------|--|--|
| PARAMETER                   | SYMBOL         | TEST CONDITIONS  | VALUES | UNITS |  |  |
| Typical delay time          | t <sub>d</sub> | $T_J = 25 \text{ °C}$ , gate current = 1 A dl <sub>q</sub> /dt = 1 A/µs  | 1.0    |       |  |  |
| Typical rise time           | t <sub>r</sub> | $V_{d} = 0.67 \% V_{DRM}$  | 2.0    | μs    |  |  |
| Typical turn-off time range | tq             | $      I_{TM} = 300 \text{ A}; \text{ dI/dt} = 15 \text{ A/}\mu\text{s}; \text{ T}_{\text{J}} = \text{T}_{\text{J}} \text{ maximum}; \\ \text{V}_{\text{R}} = 50 \text{ V}; \text{ dV/dt} = 20 \text{ V/}\mu\text{s}; \text{ gate } 0 \text{ V}, 100 \Omega $ 200 to |        |       |  |  |

| BLOCKING  |                                       |   |        |       |  |  |  |
|---|---------------------------------------|---|--------|-------|--|--|--|
| PARAMETER   | SYMBOL                                | TEST CONDITIONS   | VALUES | UNITS |  |  |  |
| Maximum peak reverse and<br>off-state leakage current | I <sub>RRM,</sub><br>I <sub>DRM</sub> | $T_J = T_J$ maximum   | 50     | mA    |  |  |  |
| RMS insulation voltage                                | V <sub>INS</sub>                      | 50 Hz, circuit to base, all terminals shorted, 25 $^{\circ}\text{C},$ 1 s   | 3600   | V     |  |  |  |
| Critical rate of rise of off-state voltage            | dV/dt                                 | $T_J = T_J$ maximum, exponential to 67 % rated $V_{\mbox{\scriptsize DRM}}$ | 1000   | V/µs  |  |  |  |

Revision: 17-Jul-14

Document Number: 94085



www.vishay.com

### Vishay Semiconductors

| TRIGGERING                                  |                    |   |   |        |       |  |
|---|--------------------|---|---|--------|-------|--|
| PARAMETER                                   | SYMBOL             | TEST C  | CONDITIONS  | VALUES | UNITS |  |
| Maximum peak gate power                     | P <sub>GM</sub>    | $t_p \leq 5 \text{ ms},  \text{T}_\text{J} = \text{T}_\text{J} \text{ r}$ | naximum   | 10.0   | w     |  |
| Maximum average gate power                  | P <sub>G(AV)</sub> | $f = 50 \text{ Hz}, \text{ T}_{\text{J}} = \text{T}_{\text{J}} \text{ r}$ | maximum   | 2.0    | vv    |  |
| Maximum peak gate current                   | + I <sub>GM</sub>  | $t_p \leq 5$ ms, $T_J = T_J$ r  | naximum   | 3.0    | А     |  |
| Maximum peak negative gate voltage          | - V <sub>GT</sub>  | $t_p \leq 5 \text{ ms},  T_J = T_J \text{ r}$                             | naximum   | 5.0    |       |  |
|   |                    | T <sub>J</sub> = - 40 °C  | Anode supply = 12 V,<br>resistive load; Ra = 1 $\Omega$ | 4.0    | V     |  |
| Maximum required DC gate voltage to trigger | V <sub>GT</sub>    | T <sub>J</sub> = 25 °C  |   | 3.0    |       |  |
|   |                    | $T_J = T_J$ maximum   |   | 2.0    |       |  |
|   |                    | T <sub>J</sub> = - 40 °C  | Anode supply = 12 V,<br>resistive load; Ra = 1 $\Omega$ | 350    |       |  |
| Maximum required DC gate current to trigger | I <sub>GT</sub>    | T <sub>J</sub> = 25 °C  |   | 200    | mA    |  |
|   |                    | $T_J = T_J$ maximum   |   | 100    |       |  |
| Maximum gate voltage that will not trigger  | V <sub>GD</sub>    | $T_J = T_J$ maximum, rated $V_{DRM}$ applied                              |   | 0.25   | V     |  |
| Maximum gate current that will not trigger  | I <sub>GD</sub>    | $T_J = T_J$ maximum, rated $V_{DRM}$ applied                              |   | 10.0   | mA    |  |
| Maximum rate of rise of turned-on current   | dl/dt              | $T_J = T_J$ maximum, $I_{TM} = 400$ A, rated V <sub>DRM</sub> applied     |   | 500    | A/µs  |  |

| THERMAL AND MECHANICAL SPECIFICATIONS                      |                 |                                   |  |            |        |  |
|--|-----------------|-----------------------------------|--|------------|--------|--|
| PARAMETER  |                 | SYMBOL TEST CONDITIONS            |  | VALUES     | UNITS  |  |
| Junction operating and storage temperature range           |                 | T <sub>J</sub> , T <sub>Stg</sub> |  | -40 to 130 | °C     |  |
| Maximum thermal resistance, junction to case per junction  |                 | R <sub>thJC</sub>                 | DC operation   | 0.125      | K/W    |  |
| Typical thermal resistance,<br>case to heatsink per module |                 | R <sub>thCS</sub>                 | Mounting surface flat, smooth and greased                                      | 0.02       |        |  |
| Mounting torgue ± 10 %                                     | MAP to heatsink |                                   | A mounting compound is recommended<br>and the torque should be rechecked after | 4 to 6     | Nm     |  |
| busbar to MA   |                 |                                   | a period of about 3 hours to allow for the spread of the compound.             | 4 10 0     | INITI  |  |
| Approximate weight   |                 |                                   |  | 500        | g      |  |
|  |                 |                                   |  | 17.8       | oz.    |  |
| Case style   |                 |                                   |  | MAGN       | -A-PAK |  |

| DEVICES  | SINUSOIDAL CONDUCTION AT T <sub>J</sub> MAXIMUM |       |       |       | хімим | RECTANGULAR CONDUCTION AT T <sub>J</sub> MAXIMUM |       |       |       |       |       |
|----------|---|-------|-------|-------|-------|--|-------|-------|-------|-------|-------|
| DEVICES  | 180°  | 120°  | 90°   | 60°   | 30°   | 180°   | 120°  | 90°   | 60°   | 30°   | UNITS |
| VSKT320- | 0.009   | 0.010 | 0.013 | 0.020 | 0.032 | 0.007  | 0.011 | 0.015 | 0.020 | 0.033 | K/W   |

#### Note

Table shows the increment of thermal resistance R<sub>thJC</sub> when devices operate at different conduction angles than DC






Fig. 1 - Current Ratings Characteristics




Fig. 2 - Current Ratings Characteristics




Fig. 3 - On-State Power Loss Characteristics

**Vishay Semiconductors** 






Fig. 4 - On-State Power Loss Characteristics









Revision: 17-Jul-14

4

Document Number: 94085

For technical questions within your region: <u>DiodesAmericas@vishay.com</u>, <u>DiodesAsia@vishay.com</u>, <u>DiodesEurope@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



**Vishay Semiconductors** 





Fig. 7 - On-State Voltage Drop Characteristics





### **ORDERING INFORMATION TABLE**

| Device code | vs- | vs | кт   | 320       | -                    | 16        | PbF        |                          |
|-------------|-----|----|--|-----------|----------------------|-----------|------------|--------------------------|
|             |     | )  | 2  | 3         |                      | 4         | 5          |                          |
|             | 1   | -  | Vishay   | Semicor   | nductors             | product   |            |                          |
|             | 2   | -  | Circuit  | configura | ation (see           | e dimensi | ons - link | at the end of datasheet) |
|             | 3   | -  | Curren   | t rating  |                      |           |            |                          |
|             | 4   | -  | Voltage  | e code x  | 100 = V <sub>R</sub> | RRM (see  | voltage ra | atings table)            |
|             | 5   | -  | <ul> <li>None = standard production</li> <li>PbF = lead (Pb)-free</li> </ul> |           |                      |           |            |                          |

#### Note

To order the optional hardware go to <u>www.vishay.com/doc?95172</u>

 Revision: 17-Jul-14
 5
 Document Number: 94085

 For technical questions within your region: DiodesAmericas@vishay.com, DiodesAsia@vishay.com, DiodesEurope@vishay.com
 THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



### Vishay Semiconductors

| CIRCUIT CONFIGURATION    |                               |                 |
|--------------------------|-------------------------------|-----------------|
| CIRCUIT DESCRIPTION      | CIRCUIT<br>CONFIGURATION CODE | CIRCUIT DRAWING |
| Two SCRs doubler circuit | KT                            |                 |

| LINKS TO RELATED DOCUMENTS |                          |  |  |  |  |
|----------------------------|--------------------------|--|--|--|--|
| Dimensions                 | www.vishay.com/doc?95086 |  |  |  |  |



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.