



N- and P- Channel Enhancement-Mode MOS Transistor Array


PRODUCT SUMMARY

$V_{(BR)DSS}$ (V)	$r_{DS(ON)}$ $Q_1 + Q_2$ or $Q_3 + Q_4$ (Ω)	I_D (A)
-20/-20	3	2

14-PIN PLASTIC




P-Channel



N-Channel

TOP VIEW

Dual-In-Line Package



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS		UNITS
			N-CHANNEL	P-CHANNEL	
Drain-Source Voltage		V_{DS}	20	-20	V
Gate-Source Voltage		V_{GS}	± 30	± 30	
Continuous Drain Current		I_D	2	-2	A
Pulsed Drain Current ¹		I_{DM}	± 3	± 3	
Power Dissipation - Single	$T_A = 25^{\circ}\text{C}$	P_D	1.75	1.75	W
	$T_A = 80^{\circ}\text{C}$		1.05	1.05	
Operating Junction Temperature Range		T_J	-40 to 100		$^{\circ}\text{C}$
Storage Temperature Range		T_{stg}	-40 to 150		
Lead Temperature ('1/16" from case for 10 sec.)		T_L	300		
Thermal Coupling Factor - Single (K) - $Q_1 - Q_4$ or $Q_2 - Q_3$			60		%
Thermal Coupling Factor - Single (K) - $Q_1 - Q_2 - Q_3 - Q_4$, $Q_1 - Q_3$ or $Q_2 - Q_4$			50		

6

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	LIMITS	UNITS
Junction-to-Ambient - Single	R_{thJA}	96.2	K/W
Junction-to-Ambient - Quad		62.5	

¹Pulse width limited by maximum junction temperature

SPECIFICATIONS ^a				LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS ^f	TYP ^b	MIN	MAX	UNIT	
STATIC^d							
Drain-Source On Voltage	$V_{DS(ON)}$	$V_{GS} = 11.4 \text{ V}, I_D = 1 \text{ A}$ $(Q_1 + Q_2) \text{ or } (Q_3 + Q_4)$	2.5	2	3	V	
Drain-Source On-Resistance ^c	$r_{DS(ON)}$		2.5	2	3	Ω	

SPECIFICATIONS ^a			LIMITS						
PARAMETER	SYMBOL	TEST CONDITIONS ^f	N-CHANNEL			P-CHANNEL			UNIT
			TYP ^b	MIN	MAX	TYP ^b	MIN	MAX	
STATIC									
Drain-Source Breakdown Voltage	V _{(BR)DSS}	I _D = 10 μA, V _{GS} = 0 V	40	20		-55	-20		V
Gate-Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 1 mA	1.5	0.8		-3.6	-0.8		
		T _J = 85°C	1.2	0.65		-3.3	-0.65		
Gate-Body Leakage	I _{GSS}	V _{GS} = ±12 V, V _{DS} = 0 V	±1		±100	±1		±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 20 V, V _{GS} = 0 V	0.1		500	-0.1		-500	μA
On-State Drain Current ^c	I _{D(ON)}	V _{DS} = 10 V, V _{GS} = 10 V	1.8			-1.6			A
Forward Transconductance ^c	g _{FS}	V _{DS} = 10 V, I _D = 0.5 A	500	200		290	200		mS
DYNAMIC									
Input Capacitance	C _{iss}	V _{DS} = 12 V, V _{GS} = 0 V f = 1 MHz	85		175	130		190	pF
Output Capacitance	C _{oss}		80		95	75		100	
Reverse Transfer Capacitance	C _{rss}		18		25	20		60	
SWITCHING ^e									
Turn-On Time	t _{ON}	V _{DD} = 17 V, R _L = 15 Ω I _D = 1.1 A, V _{GEN} = 10 V	12		20	20		30	ns
Turn-Off Time	t _{OFF}	R _G = 25 Ω	14		20	20		30	

NOTES

- a. $T_A = 25^\circ\text{C}$ unless otherwise noted.
b. For design aid only, not subject to production testing.
c. Pulse test, $PW = \leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
d. $r_{DS(ON)}$ and $V_{DS(ON)}$ limits are not specified for individual transistors but are measured as the sum of a n- and p-channel pair.
e. Switching time is essentially independent of operating temperature.
f. Reverse polarity for p-channel devices.