

This product is obsolete.

This information is available for your convenience only.

For more information on Zarlink's obsolete products and replacement product lists, please visit

http://products.zarlink.com/obsolete\_products/

**AUGUST 1996** 

## GEC PLESSEY SEMICONDUCTORS

# VP7610

## COLOUR DIGITAL VIDEO CAMERA DECODER IC

The VP7610 iCamHost™ Processor chip can decode the signals from a variety of iVision<sup>™</sup> compatible digital video cameras (such as Silicon Vision's iCam<sup>™</sup>) and process them for use in a host computer system. Digital cameras can offer real cost and performance gains in applications which require a digital video input, and iVision technology realises both these benefits. In a typical analog camera the digitised output from the CCD imager is normally encoded into an analog composite video signal which then has to be redigitised at the input to the host system. By employing the iVision approach the output from the camera is maintained as a digital signal, but in a format which allows for a low cost 9wire connection to the host. Eliminating the unnecessary conversion to an analog signal and back again not only saves cost, but also avoids any possible degradation of image quality. Other benefits include direct control of the camera from the host and the ability to power the camera from the host system so saving the cost of a separate power supply.

The VP7610 supports two software selectable CamPort<sup>™</sup> interface ports, either of which can receive the digital video from an iVision<sup>™</sup> compatible digital video camera. The output is a standard colour digital video signal, similar to standard composite analog-digital decoder chips such as the Philips SAA7110 and SAA7111. All iCamHost<sup>™</sup> operating modes are controlled by the host PC via an I<sup>2</sup>C interface. Hardware I/O controls include output enable and I<sup>2</sup>C address offset.

NOTE: iCam<sup>™</sup>, CamPort<sup>™</sup> and iCamHost<sup>™</sup> are trademarks of Silicon Vision, Inc., Fremont, CA.

#### **FEATURES**

- Accommodates different camera configurations based on a variety of CCD imager resolutions
- Requires only a small, low-cost 9 pin mini-DIN to connect to camera
- Receives the image signal from the camera in digital form at a frame rate determined by the host
- Decodes all necessary synchronization and clock signals from the digital data stream
- Programmable gamma correction curve in RGB colourspace
- Programmable colour-separation matrix
- Collects image status data within user-defined rectangular gated zone of CCD sensor
- Programmable horizontal and vertical aperture correction
- Pin-strap selectable output format in 16 bit YUV 4:2:2 or 8 bit CCIR 656 YUV 4:2:2
- Test pattern generator for SMPTE colourbars
- Bypass mode to output unprocessed 8 bit CCD pixel samples in the luminance channel
- Dual iCamPort<sup>TM</sup> camera input ports, software selectable
- Completely iVision<sup>™</sup> Compatible




Fig.1 Functional Block Diagram

### THEORY OF OPERATION

#### **General Overview**

The VP7610 iCamHost<sup>™</sup> is a fully synchronous real-time pipeline pixel processor for converting digitized CCD photosite samples into co-sited, colour calibrated, gamma corrected and aperture corrected digital video in an industryconventional format similar to analog video decoders. The VP7610 supports the full iVision<sup>™</sup> Command Set for control of camera head functions such as frame rate, resolution, exposure and colour depth via the CamPort<sup>™</sup> Interface. Access to all registers and functions is provided by an I<sup>2</sup>C state machine.

#### Demux and sync recovery

The incoming CCD photosite bytes come in a single nibble at a time in a "bi-endian" fashion from one of two CamPort<sup>TM</sup>s. These nibbles are clocked in via a separate pixel clock signal. The formatting signals such as start of active video, end of active video, and start of new frame are all encoded into the nibble stream. The output is an 8 bit byte of CCD sample for each pixel clock, as well as separate horizontal and vertical sync signals.

#### RAM control & 2H line delay FIFO RAM

Since the iCamHost<sup>™</sup> assumes an interlaced scanning CCD with a CMYG colour mosaic format, the colour content is derived from different locations around where the output video pixel is desired. Specifically, the first line from the CCD contains "red-like" colour content, alternating with the following line containing "blue-like" colour content. The third line is real-time, and the first opportunity to output properly cosited luminance and chrominance as though the colour pixels were superimposed upon themselves, all on the second line.

#### **Pixel separator**

Since the colourspace converter requires the 3 most recent lines of CCD data, this block handles the shuffling of either the 2 red and 1 blue line, or 2 blue and 1 red line of data.

#### Colour matrix converter

The input to this converter is derived from the relative sums and differences of the above 3 lines of sample data, and processes them through a programmable 3x3 matrix multiplier. The output is colour-separated and calibrated RGB samples.

#### Gamma corrector

Since CRT monitors have a non-linear RGB intensity response to input signal, gamma correction must be performed in RGB space as well to prevent cross-coupling errors between luminance and chrominance. This block is a programmable 16 line-segment curve generator to provide not only gamma correction, but any arbitrary contiguous curve of positive slope, with end points at any level to adjust contrast and range.

#### **Colourspace converter**

Since the output of the processor is to be YUV and not RGB, a fixed-coefficient 3x3 matrix converter is used.

#### Chrominance sub-sampling & filtering

Spatial sub-sampling and filtering is performed since the output sampling format must be reduced from 4:4:4 to 4:2:2 because most video systems do not require more chrominance data for video camera input.

#### **Output formatter**

Devices taking digital video input such as capture, graphics and compression chips usually require the YUV to be formatted either in 16 bit (YU then YV) mode or 8 bit (U then Y then V then Y) mode. The output mode is pin-strap selectable. An output enable input signal may be used when sharing a data bus with other video decoders. Other useful signals such as field and colour flags are also provided.

#### Aperture corrector

Since both the luminance and chrominance are derived from spatially spread pixels and the ideal output would be as though all the pixels were superimposed upon one another, a programmable vertical and horizontal aperture correction can be applied to either "soften" or "sharpen" the image.

#### Scene-sensing luminance and chrominance metrics

There are no hard-wired closed-loop control circuits in the processor. To achieve great flexibility in control over the behavior of the camera head and processor system, a user-defined region of interest is programmed which provides statistical information about the field of video only within that region. Peak luminance, total luminance, total red chrominance and total blue chrominance are provided and updated after each field.

#### Serial bus control

To provide read-write control over the registers within the processor, a standard  $l^2C$  state-machine is provided. Its address may be offset by 3 bits to preclude address conflicts.

### PERFORMANCE

MAXIMUM VALUE OR SPECIFICATION	
Up to 768 pixels per line	
Up to 60 fields per second	
30 MHz. max. input clock rate, 15MHz. max. output clock rate	
8 bit samples in 2 nibbles of 4 bits each	
Standard I <sup>2</sup> C protocol	
YCrCb luminance & chrominance	
16 bit digital video. H & V svnc. 1X & 2X clock. field ID. chroma ID	
950mW	
	Up to 768 pixels per line Up to 60 fields per second 30 MHz. max. input clock rate, 15MHz. max. output clock rate 8 bit samples in 2 nibbles of 4 bits each Standard I <sup>2</sup> C protocol I <sup>2</sup> C address offset, output enable Programmable via 16 arbitrary connected line segments CCIR601 compliant 4:2:2 digital video, pixels per line=CCD pixels YCrCb luminance & chrominance 16 bit digital video, H & V sync, 1X & 2X clock, field ID, chroma ID

### STATUS REGISTERS

FUNCTION	SIZE	DESCRIPTION
Gated Luminance Sum	32 bits	Sum of luminance values within gated zone
Gated Luminance Peak	8 bits	Value of peak luminance pixel(s) within gated zone
Gate Red Chrominance Sum	32 bits	Sum of red chrominance values within gated zone
Gated Blue Chrominance Sum	32 bits	Sum of blue chrominance values within gated zone

### **CONTROL REGISTERS**

FUNCTION	SIZE	DESCRIPTION
Colour Calibration Matrix	78 bit	9x9 bit signed coefficients converting CMYG to RGB
Gating Zone Start Pixel	16 bits	8 bits for column # and for row #, in 4 pixel increments
Gating Zone End Pixel	16 bits	8 bits for column # and for row #, in 4 pixel increments
Gamma Correction	128 bit	Locus of 16 points of 8 bits each forms many curves
Horiz. Aperture Correction	4 bits	00H = 0%, 40H = +100%, 70H = +175%, F0H= -175%
Vert. Aperture Correction	4 bits	00H = 0%, 40H = + 50%, 70H = + 87%, F0H= - 87%
Processor bypass	2 bits	0=normal, 1=pass raw 8 bit samples to Y output pins
CamPort <sup>™</sup> select	1 bit	0=port A, 1=port B
Test pattern generator	1 bits	0=live video, 1=colourbars

### **SIGNALS & PINOUT**

Pin #	I/O	Name	Description
60	ln*	CPCLK	Clock - This input receives the clock from the CamPort <sup>™</sup> camera on port A.
54	In*	CPD3	CamPort™ Data Bit 3 - This bus receives the data from the CamPort™ camera on port A.
55	ln*	CPD2	CamPort™ Data Bit 2 - Port A
56	ln*	CPD1	CamPort™ Data Bit 1 - Port A
59	ln*	CPD0	CamPort™ Data Bit 0 - Port A
88	In*	СРСКВ	CamPort <sup>™</sup> B Clock - This input receives the clock from the CamPort <sup>™</sup> camera on port B.
84	In*	CPDB3	CamPort™ B Data Bit 3 - This bus receives the data from the CamPort™ camera on port B.
85	ln*	CPDB2	CamPort™ B Data Bit 2
86	ln*	CPDB1	CamPort™ B Data Bit 1
87	ln*	CPDB0	CamPort™ B Data Bit 0
91	Out	CPSEL	CamPort <sup>™</sup> Select Status - When this output is low, the data from CamPort <sup>™</sup> A is being used, when this output is high, the data from CamPort <sup>™</sup> B is being used. This pin is controlled by Bit 3 of the Configuration Register (sub-address = 0x00).
44	In	RSTN	Reset Not - When this Schmidtt trigger input is low, the chip is placed into a known state. When this input is high, the chip can operate.
11	Out	YY7	Luminance Out bit 7 - When CCSEL is low this bus carries the luminance data. When CCSEL is high this bus carries multiplexed luminance and chrominance data
10	Out	YY6	Luminance Out bit 6
9	Out	YY5	Luminance Out bit 5
6	Out	YY4	Luminance Out bit 4
5	Out	YY3	Luminance Out bit 3
4	Out	YY2	Luminance Out bit 2
3	Out	YY1	Luminance Out bit 1
2	Out	YY0	Luminance Out bit 0
23	Out	UV7	Chrominance Out bit 7 - When CCSEL is low this bus carries the chrominance data. When CCSEL is high this bus carries a constant value of 0x80 (128).
22	Out	UV6	Chrominance Out bit 6
21	Out	UV5	Chrominance Out bit 5
20	Out	UV4	Chrominance Out bit 4
17	Out	UV3	Chrominance Out bit 3
16	Out	UV2	Chrominance Out bit 2
15	Out	UV1	Chrominance Out bit 1
14	Out	UV0	Chrominance Out bit 0
24	Out	CLK2	Clock Out 2X - This clock runs at twice the pixel rate
27	Out	CLK1	Clock Out 1X - This clock runs at the pixel rate.
34	In	OUTEN	Output Enable - When this input is high, the signals YY[70], UV[70], HSYNC, VSYNC, CLK2, CLK1, HACT, VACT, FIELD and BFLAG are driven. When this input is low, these signals are high-impedance.

\* CamPort inputs are TTL levels. All other inputs are CMOS. See Static Electrical Characteristics table.

12         Out         VSYNC         Vertical Sync - This signal goes low for 3 horizontal lines to mark the beginning of each field. In Odd fields, It starts and ends when HSYNC and HACT are high.           13         Out         HSYNC         Horizontal Sync - This signal goes low and returns high in the horizontal blanking interval, to mark the beginning of each line.           28         Out         HACT         Horizontal Sync - This signal is high when there is valid video data on the luminance and chrominance busese. Data is valid only when this signal and VACT are high.           29         Out         VACT         Vertical Active - This signal is high when there is valid video data on the luminance and chrominance busese. Data is valid only when this signal and VACT are high.           30         Out         FIELD         Field Flag - This signal indicates the field. When it is low, the field is odd. When it is high, the field is odd. When it is high, the field is odd. When it is high, the field is odd. When it is signal is low, the 'YIC.0 Use carries on Whore and Chrominance data in conformance with CCR 856. When this signal is low, the 'YYC.0 Use carries on Whore and CR 856. When this signal is low, the 'YYC.0 Use carries on Whore CR 856. When this signal is low, the 'YYC.0 Use carries on Whore CR 856. When this signal is low, the 'YYC.0 Use carries on Whore CR 856. When this signal is low, the 'YYC.0 Use carries on Whore CR 856. When this signal is low, the 'YYC.0 Use carries on Whore CR 856. When this signal is low, the 'YYC.0 Use carries on Whore CR 856. When this signal is low, the 'YYC.0 Use carries on Whore CR 856. When this signal and WACT are high.           38         In         RCLK				
Interval, to mark the beginning of each line.           28         Out         HACT         Horizontal Active - This signal is high when there is valid video data on the luminance and chrominance busses. Data is valid only when this signal and VACT are high.           29         Out         VACT         Vertical Active - This signal is high when there is valid video data on the luminance and chrominance busses. Data is valid only when this signal and HACT are high.           30         Out         FIELD         Field Flag. This signal indicates the field. When it is low, the field is odd. When it is high, the field is even.           31         Out         BFLAG         Blue Flag. This signal indicates when Blue chrominance data is on the chrominance buss.           35         In         CCSEL         CCIR 656 Select - When this input is high, the Y(72.0) bus carries only luminance data.           36         In         RCLK         Register Clock - This input clocks the control circuitry in the chip and must be running in order to access the registers via the PC bus. The frequency on this input should be between 10 and 20 MHz.           38         In         INVI         Inverter 0ut - This signal outputs the opposite level from that applied to INVI. If this inverter is used to form an C socillator to through a capacitor to GND. This socillator has a period roughly equal to the time constant R*C.           37         Out         INVO         Inverter 0ut - This signal outputs the opposite level from that applied to INVI. If this inverter is used to form an C ACIIII to the	12	Out	VSYNC	field. In Odd fields, it starts and ends when HSYNC and HACT are low. In Even fields,
and chrominance busses. Data is valid only when this signal and VACT are high.           29         Out         VACT         Vertical Active - This signal is high when there is valid video data on the luminance and chrominance busses. Data is valid only when this signal and HACT are high.           30         Out         FIELD         Field Flag - This signal indicates the field. When it is low, the field is odd. When it is high, the YI(7.0] bus carries multiplexed luminance and chrominance data in conformance with CCIR 656. When this signal is low, the YY(7.0] bus carries only luminance data.           36         In         CCSEL         CCIR 656 Select - When this input is high, the YY(7.0] bus carries multiplexed luminance ot access the register Side the YC bus. The frequency on this input should be between 10 and 20 MHz.           38         In         RVI         Inverter In - This CMOS Schmidt trigger input controls the INVO output. This inverter can be used to form an RC oscillator to drive the input RCLK. It is typically connected troughly acapacitor to GND. This oscillator has a period roughly equal to the time constant R*C.           37         Out         INVO         Inverter In - This signal outputs the opposite level from that applied to INVI. If this inverter is used to form an RC oscillator is another way to produce a clock for the input RCLK. It is typically connected troughly equal to the time constant R*C.           37         Out         OSXI         Oscillator Crystal input. The cryst	13	Out	HSYNC	
and         chrominance busses. Data is valid only when this signal and HACT are high.           30         Out         FIELD         Field Flag - This signal indicates the field. When it is low, the field is odd. When it is high, the field is even.           31         Out         BFLAG         Blue Flag - This signal indicates when Blue chrominance data is on the chrominance bus.           35         In         CCSEL         CCR 665 Select - When this input is high, the YY[7.0] bus carries multiplexed luminance and chrominance data in conformance with CCIR 656. When this signal is low, the YY[7.0] bus carries control dircuitry in the chip and must be running in order to access the registers via the FC bus. The frequency on this input should be between 10 and 20 MHz.           38         In         INVI         Inverter In - This CMOS Schmidt trigger input controls the INVO output. This inverter can be used to form an RC oscillator to drive the input RCLK. It is typically connected through a resistor to INVO and through a capacitor to GND. This oscillator has a period roughly equal to the time constant R*C.           37         Out         INV0         Inverter Out - This signal outputs the opposite level from that applied to INVI. If this inverter is used to form an RC oscillator is used to produce a clock for the input RCLK. A crystal is connected between this output and OSXI.           42         In         OSXI         Oscillator Cutput - If the crystal oscillator is used to produce the register clock, this CMOS output drives the RCLK input.           39         Out         OSCO         Oscillator Cutput - This	28	Out	HACT	
31       Out       BFLAG       Blue Flag - This signal indicates when Blue chrominance data is on the chrominance bus.         35       In       CCSEL       CCIR 656 Select - When this input is high, the YY[7.0] bus carries multiplexed luminance and chrominance data in conformance with CCIR 656. When this signal is low, the YY[7.0] bus carries only luminance data.         36       In       RCLK       Register Clock - This input clocks the control circuitry in the chip and must be running in order to access the registers via the PC bus. The frequency on this input should be between 10 and 20 MHz.         38       In       INVI       Inverter In - This CMOS Schmidt trigger input controls the INVO output. This inverter can be used to form an RC oscillator to drive the input RCLK. It is typically connected through a resistor to INVO and through a capacitor to GND. This oscillator has a period roughly equal to the time constant R*C.         37       Out       INVO       Inverter Out - This signal outputs the opposite level from that applied to INVI. If this inverter is used to form an RC oscillator, this pin would be connected to RCLK.         42       In       OSXI       Oscillator Crystal loput - The crystal oscillator is another way to produce a clock for the input RCLK. A crystal is connected between this output and OSXI.         39       Out       OSCO       Oscillator Crystal Output - A crystal is connected between this output and OSXI.         41       In       IAD3       IFC Address Select Bit 3 - The IAD[31] inputs select the IFC address that the chip will respond to. The address is 0	29	Out	VACT	
35         In         CCSEL         CCIR 656 Select - When this input is high, the YY[7.0] bus carries multiplexed luminance and chrominance data in conformance with CCIR 656. When this signal is low, the YY[7.0] bus carries only luminance data.           36         In         RCLK         Register Clock - This input clocks the control circuitry in the chip and must be running in order to access the registers via the PC bus. The frequency on this input should be between 10 and 20 MHz.           38         In         INVI         Inverter In - This CMOS Schmidt trigger input controls the INVO output. This inverter can be used to form an RC oscillator to drive the input RCLK. It is typically connected through a resistor to INVO and through a capacitor to GND. This oscillator nas a period roughly equal to the time constant R*C.           37         Out         INVO         Inverter Out - This signal outputs the opposite level from that applied to INVI. If this inverter is used to form an RC oscillator is another way to produce a clock for the input RCLK. A crystal is connected between this input and OSXO.           41         Out         OSXI         Oscillator Crystal Input - The crystal oscillator is used to produce the register clock, this CMOS output drives the RCLK input.           45         In         IAD3         FC Address Select Bit 3 - The IAD[3.1] inputs select the PC address that the chip will respond to. The address is 0x60 + 8 * IAD3 + 4 * IAD2 + 2 * IAD1.           48         In         IAD1         IFC Address Select Bit 2           49         In         IAD2         Serial Data In -	30	Out	FIELD	
and chrominance data in conformance with CCIR 656. When this signal is low, the YY[7.0] bus carries only luminance data.         36       In       RCLK       Register Clock - This input clocks the control circuitry in the chip and must be running in order to access the registers via the FC bus. The frequency on this input should be between 10 and 20 MHz.         38       In       INVI       Inverter In - This CMOS Schmidt trigger input controls the INVO output. This inverter can be used to form an RC oscillator to drive the input RCLK. It is typically connected through a resistor to INVO and through a capacitor to GND. This oscillator has a period roughly equal to the time constant R*C.         37       Out       INVO       Inverter Out - This signal outputs the opposite level from that applied to INVI. If this inverter is used to form an RC oscillator, this pin would be connected to RCLK.         42       In       OSXI       Oscillator Crystal Input - The crystal oscillator is another way to produce a clock for the input RCLK. A crystal output - A crystal is connected between this output and OSXI.         39       Out       OSCO       Oscillator Crystal Output - A crystal oscillator is used to produce the register clock, this CMOS output drives the RCLK input.         43       In       IAD2       I²C Address Select Bit 3 - The IAD[31] inputs select the I²C address that the chip will respond to. The address is 0x60 + 8 * IAD3 + 4 * IAD2 + 2 * IAD1.         43       In       IAD2       I²C Address Select Bit 1         44       In       SDAI       Serial Data In -	31	Out	BFLAG	· ·
38       In       INVI       Inverter In - This CMOS Schmidt trigger input controls the INVO output. This inverter can be used to form an RC oscillator to drive the input RCLK. It is typically connected through a resistor to INVO and through a capacitor to GND. This oscillator has a period roughly equal to the time constant R*C.         37       Out       INVO       Inverter Out - This signal outputs the opposite level from that applied to INVI. If this inverter is used to form an RC oscillator, this pin would be connected to RCLK.         42       In       OSXI       Oscillator Crystal Input - The crystal oscillator is another way to produce a clock for the input RCLK. A crystal is connected between this input and OSXO.         41       Out       OSXO       Oscillator Crystal Output - A crystal is connected between this output and OSXI.         39       Out       OSCO       Oscillator Crystal Output - A crystal is connected between this output and OSXI.         45       In       IAD3       IPC Address Select Bit 3 - The IAD[31] inputs select the IPC address that the chip will respond to. The address is 0x60 + 8 * IAD3 + 4 * IAD2 + 2 * IAD1.         48       In       IAD1       IPC Address Select Bit 2         49       In       Serial Data In - This open-drain output connects directly to the IPC Data line.         48       Out       SDMN       Serial Data Monitor - This output is low when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output	35	In	CCSEL	nance and chrominance data in conformance with CCIR 656. When this signal is low,
can be used to form an RC oscillator to drive the input RCLK. It is typically connected through a resistor to INVO and through a capacitor to GND. This oscillator has a period roughly equal to the time constant R*C.         37       Out       INVO       Inverter Out - This signal outputs the opposite level from that applied to INVI. If this inverter is used to form an RC oscillator, this pin would be connected to RCLK.         42       In       OSXI       Oscillator Crystal Input - The crystal oscillator is another way to produce a clock for the input RCLK. A crystal is connected between this input and OSXO.         41       Out       OSXO       Oscillator Crystal Output - A crystal is connected between this output and OSXI.         39       Out       OSCO       Oscillator Output - If the crystal oscillator is used to produce the register clock, this CMOS output drives the RCLK input.         45       In       IAD3       IPC Address Select Bit 3 - The IAD[3.1] inputs select the IPC address that the chip will respond to. The address is 0x60 + 8 * IAD3 + 4 * IAD2 + 2 * IAD1.         43       In       IAD2       IPC Address Select Bit 1         48       In       SDAI       Serial Data In - This input is connected to the IPC Data line. It may be connected through a filter to reduce noise susceptibility.         47       Out       SDAO       Serial Data Out - This output is low when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output is high when the SDAO output is	36	In	RCLK	order to access the registers via the I <sup>2</sup> C bus. The frequency on this input should be
42       In       OSXI       Oscillator Crystal Input - The crystal oscillator is another way to produce a clock for the input RCLK. A crystal is connected between this input and OSXO.         41       Out       OSXO       Oscillator Crystal Input - A crystal is connected between this output and OSXI.         39       Out       OSCO       Oscillator Crystal Output - A crystal is connected between this output and OSXI.         45       In       IAD3       I²C Address Select Bit 3 - The IAD[31] inputs select the I²C address that the chip will respond to. The address is 0x60 + 8 * IAD3 + 4 * IAD2 + 2 * IAD1.         43       In       IAD2       I²C Address Select Bit 2         40       In       IAD1       I²C Address Select Bit 2         48       In       SDAI       Serial Data In - This input is connected to the I²C Data line. It may be connected through a filter to reduce noise susceptibility.         47       Out       SDAO       Serial Data Out - This output is low when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output is low when the SDAO output is driving low. This output T* Out         49       In       SCLOA       Serial Clock Out Port A - This output drives the level on the SCL1 input when the CamPort™ A is selected. When the CamPort™ A is selected this output is driven high. This is not an open-drain output.         90       Out <td>38</td> <td>In</td> <td>INVI</td> <td>can be used to form an RC oscillator to drive the input RCLK. It is typically connected through a resistor to INVO and through a capacitor to GND. This oscillator has a period</td>	38	In	INVI	can be used to form an RC oscillator to drive the input RCLK. It is typically connected through a resistor to INVO and through a capacitor to GND. This oscillator has a period
41       Out       OSXO       Oscillator Crystal Output - A crystal is connected between this input and OSXO.         39       Out       OSCO       Oscillator Crystal Output - A crystal is connected between this output and OSXI.         39       Out       OSCO       Oscillator Crystal Output - If the crystal oscillator is used to produce the register clock, this CMOS output drives the RCLK input.         45       In       IAD3       I²C Address Select Bit 3 - The IAD[31] inputs select the I²C address that the chip will respond to. The address is 0x60 + 8 * IAD3 + 4 * IAD2 + 2 * IAD1.         43       In       IAD2       I²C Address Select Bit 2         40       In       IAD1       I²C Address Select Bit 1         48       In       SDAI       Serial Data In - This input is connected to the I²C Data line. It may be connected through a filter to reduce noise susceptibility.         47       Out       SDAO       Serial Data Out - This output is low when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output is high when the SDAO output is driven the CamPort™ A is selected this output is driven high. This is not an open-drain output.         89       Out       SCLOA       Serial Clock Out Port A - This output drives the level on the SCL1 input when the CamPort™ A is selected. When the CamPort™ A is selected this output is drive	37	Out	INVO	
39       Out       OSCO       Oscillator Output - If the crystal oscillator is used to produce the register clock, this CMOS output drives the RCLK input.         45       In       IAD3       I²C Address Select Bit 3 - The IAD[31] inputs select the I²C address that the chip will respond to. The address is 0x60 + 8 * IAD3 + 4 * IAD2 + 2 * IAD1.         43       In       IAD2       I²C Address Select Bit 2         40       In       IAD1       I²C Address Select Bit 1         48       In       SDAI       Serial Data In - This input is connected to the I²C Data line. It may be connected through a filter to reduce noise susceptibility.         47       Out       SDAO       Serial Data Out - This output is low when the SDAO output is driving low. This output is high when the SDAO output is high impedance.         49       In       SCLI       Serial Clock In - This input is connected to the I²C Clock line. It may be connected through a filter to reduce noise susceptibility.         89       Out       SCLOA       Serial Clock Un Port A - This output drives the level on the SCLI input when the CamPort™ A is selected. When the CamPort™ B is selected this output is driven high. This is not an open-drain output.         90       Out       SCLOB       Serial Clock Out Port B - This output drives the level on the SCLI input when the CamPort™ B is selected. When the CamPort™ A is selected this output is driven high. This is not an open-drain output.	42	In	OSXI	
45       In       IAD3       I²C Address Select Bit 3 - The IAD[31] inputs select the I²C address that the chip will respond to. The address is 0x60 + 8 * IAD3 + 4 * IAD2 + 2 * IAD1.         43       In       IAD2       I²C Address Select Bit 2         40       In       IAD1       I²C Address Select Bit 1         48       In       SDAI       Serial Data In - This input is connected to the I²C Data line. It may be connected through a filter to reduce noise susceptibility.         47       Out       SDAO       Serial Data Out - This open-drain output connects directly to the I²C Data line.         48       Out       SDMN       Serial Data Monitor - This output is low when the SDAO output is driving low. This output is high when the SDAO output is high impedance.         49       In       SCLI       Serial Clock In - This input is connected to the I²C Clock line. It may be connected through a filter to reduce noise susceptibility.         89       Out       SCLOA       Serial Clock Out Port A - This output drives the level on the SCLI input when the CamPort™ A is selected. When the CamPort™ B is selected this output is driven high. This is not an open-drain output.         90       Out       SCLOB       Serial Clock Out Port B - This output drives the level on the SCLI input when the CamPort™ A is selected. When the CamPort™ A is selected this output is driven high. This is not an open-drain output.	41	Out	OSXO	Oscillator Crystal Output - A crystal is connected between this output and OSXI.
43       In       IAD2       I²C Address Select Bit 2         40       In       IAD1       I²C Address Select Bit 1         48       In       SDAI       Serial Data In - This input is connected to the I²C Data line. It may be connected through a filter to reduce noise susceptibility.         47       Out       SDAO       Serial Data Out - This open-drain output connects directly to the I²C Data line.         48       Out       SDMN       Serial Data Monitor - This output is low when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output is high when the SDAO output is driving low. This output is high when the SDAO output is below.         49       In       SCLI       Serial Clock In - This input is connected to the I²C Clock line. It may be connected through a filter to reduce noise susceptibility.         89       Out       SCLOA       Serial Clock Out Port A - This output drives the level on the SCLI input when the CamPort™ A is selected. When the CamPort™ A is selected this output is driven high. This is not an open-drain output.         90       Out       SCLOB       Serial Clock Out Port B - This output drives the level on the SCLI input when the CamPort™ B is selected. When the CamPort™ A is selected this output is driven high. This is not an open-drain output.	39	Out	OSCO	
40InIAD1I²C Address Select Bit 148InSDAISerial Data In - This input is connected to the I²C Data line. It may be connected through a filter to reduce noise susceptibility.47OutSDAOSerial Data Out - This open-drain output connects directly to the I²C Data line.48OutSDMNSerial Data Out - This output is low when the SDAO output is driving low. This output is high when the SDAO output is high impedance.49InSCLISerial Clock In - This input is connected to the I²C Clock line. It may be connected through a filter to reduce noise susceptibility.89OutSCLOASerial Clock Out Port A - This output drives the level on the SCLI input when the CamPort™ A is selected. When the CamPort™ B is selected this output is driven high. This is not an open-drain output.90OutSCLOBSerial Clock Out Port B - This output drives the level on the SCLI input when the CamPort™ B is selected. When the CamPort™ A is selected this output is driven high. This is not an open-drain output.	45	In	IAD3	
48InSDAISerial Data In - This input is connected to the I²C Data line. It may be connected through a filter to reduce noise susceptibility.47OutSDAOSerial Data Out - This open-drain output connects directly to the I²C Data line.48OutSDMNSerial Data Monitor - This output is low when the SDAO output is driving low. This output is high when the SDAO output is high impedance.49InSCLISerial Clock In - This input is connected to the I²C Clock line. It may be connected through a filter to reduce noise susceptibility.89OutSCLOASerial Clock Out Port A - This output drives the level on the SCLI input when the CamPort™ A is selected. When the CamPort™ B is selected this output is driven high. This is not an open-drain output.90OutSCLOBSerial Clock Out Port B - This output drives the level on the SCLI input when the CamPort™ B is selected. When the CamPort™ A is selected this output is driven high. 	43	In	IAD2	I <sup>2</sup> C Address Select Bit 2
47OutSDAOSerial Data Out - This open-drain output connects directly to the I²C Data line.48OutSDMNSerial Data Monitor - This output is low when the SDAO output is driving low. This output is high when the SDAO output is high impedance.49InSCLISerial Clock In - This input is connected to the I²C Clock line. It may be connected through a filter to reduce noise susceptibility.89OutSCLOASerial Clock Out Port A - This output drives the level on the SCLI input when the CamPort™ A is selected. When the CamPort™ B is selected this output is driven high.90OutSCLOBSerial Clock Out Port B - This output drives the level on the SCLI input when the CamPort™ B is selected. When the CamPort™ A is selected this output is driven high. This is not an open-drain output.	40	In	IAD1	I <sup>2</sup> C Address Select Bit 1
48       Out       SDMN       Serial Data Monitor - This output is low when the SDAO output is driving low. This output is high when the SDAO output is high impedance.         49       In       SCLI       Serial Clock In - This input is connected to the I²C Clock line. It may be connected through a filter to reduce noise susceptibility.         89       Out       SCLOA       Serial Clock Out Port A - This output drives the level on the SCLI input when the CamPort™ A is selected. When the CamPort™ B is selected this output is driven high. This is not an open-drain output.         90       Out       SCLOB       Serial Clock Out Port B - This output drives the level on the SCLI input when the CamPort™ B is selected. When the CamPort™ A is selected this output is driven high. This is not an open-drain output.	48	In	SDAI	
49       In       SCLI       Serial Clock In - This input is connected to the I²C Clock line. It may be connected through a filter to reduce noise susceptibility.         89       Out       SCLOA       Serial Clock Out Port A - This output drives the level on the SCLI input when the CamPort™ A is selected. When the CamPort™ B is selected this output is driven high. This is not an open-drain output.         90       Out       SCLOB       Serial Clock Out Port B - This output drives the level on the SCLI input when the CamPort™ B is selected. When the CamPort™ B is selected this output is driven high. This is not an open-drain output.	47	Out	SDAO	Serial Data Out - This open-drain output connects directly to the I <sup>2</sup> C Data line.
<ul> <li>89 Out SCLOA</li> <li>90 Out SCLOB</li> <li>90 Serial Clock Out Port A - This output drives the level on the SCLI input when the CamPort<sup>™</sup> A is selected. When the CamPort<sup>™</sup> B is selected this output is driven high. This is not an open-drain output.</li> <li>90 Out SCLOB</li> <li>91 Serial Clock Out Port B - This output drives the level on the SCLI input when the CamPort<sup>™</sup> B is selected this output is driven high. This is not an open-drain output.</li> </ul>	48	Out	SDMN	
90       Out       SCLOB       Sclob       Serial Clock Out Port B - This output drives the level on the SCLI input when the CamPort™ B is selected this output is driven high.         90       Out       SCLOB       Serial Clock Out Port B - This output drives the level on the SCLI input when the CamPort™ B is selected. When the CamPort™ A is selected this output is driven high. This is not an open-drain output.	49	In	SCLI	
CamPort <sup>™</sup> B is selected. When the CamPort <sup>™</sup> A is selected this output is driven high. This is not an open-drain output.	89	Out	SCLOA	CamPort <sup>™</sup> A is selected. When the CamPort <sup>™</sup> B is selected this output is driven high.
52 In TST0 Test Pin - This pin should be tied low.	90	Out	SCLOB	CamPort <sup>™</sup> B is selected. When the CamPort <sup>™</sup> A is selected this output is driven high.
	52	In	TST0	Test Pin - This pin should be tied low.

53	In	TST1	Test Pin - This pin should be tied low.
61	In	TST2	Test Pin - This pin should be tied low.
62	In	TST3	Test Pin - This pin should be tied low.
63	In	TST4	Test Pin - This pin should be tied low.
71	In	TSTOE	Test Output Enable - This pin should be tied high.
64, 65, 66, 67, 70, 72, 73, 74, 77, 78, 79, 80, 81, 92, 93, 94, 95, 96, 97, 98, 99		ΤΟυΤ	Test Outputs - These pins should be unconnected.
1, 7, 19, 25, 32, 51, 57, 69, 75, 82,		GND	Power
8, 18, 26, 33, 50, 58, 68, 76, 83, 100	In	VDD	Power

### **REGISTER DESCRIPTIONS**

The VP7610 iCamHost<sup>™</sup> processor station address is strap-configurable to any even location between 0x60 and 0x6E inclusive. Since most iCam cameras currently built use the Station Address 0x68, it is recommended that the iCamHost<sup>™</sup> be strapped to a different address. The register addresses shown below are the sub-addresses written to the iCamHost<sup>™</sup> immediately after the Station Address. The 7 LSBs of the sub-address must match the specified address. The MSB of the sub-address controls the auto-increment feature of the iCamHost<sup>™</sup>. If the MSB of the sub-address is a '1', (sub-addresses 0x80 through 0xFF), the sub-address register in the iCamHost<sup>™</sup> is incremented to the next address immediately after the data register is read or written. If the MSB of the sub-address is a '0', (sub-addresses 0x00 through 0x7F), the sub-address register in the iCamHost<sup>™</sup> is incremented to the data register.

0 Cfg0

### Address 0x00 Configuration Control Register Read/Write

7	6	5	4	3	2	1	
0	0	0	0	Cfg3	Cfg2	Cfg1	
Bits	s 7 - 4	Always re	ead as '0'				
Bit	3	۲' í	CamPort <sup>1</sup>	ut Port Ena ™ 'B' is so ™ 'A' is so	urce		
Bit	2	۲' í			tern Outpu ut	ut	
Bit	1	۲' í	Green + E	Converter BnR Patter UV Output	n Output		
Bit	0	ú (1)		/pass CD Data, E eparator C			

#### Address 0x01 RESERVED

ł	ddress	Read/V	Vrite					
	7	6	5	4	3	2	1	0
	0	0	0	0	0	PLF2	PLF1	PLF0
		s 7 - 3 s 2 - 0	'000' - F '001' - F '010' - F	ead as '0' na Filter C PLF K = 1, PLF K = 1/2 PLF K = 1/2 PLF K = 1/8	No Luma 2, Fast Lur 4, Med Fas	ma Filter st Luma Fi		

'1XX' - PLF K = 1/16, Slow Luma Filter

#### Address 0x01 RESERVED

Address	0x04 Hori		Read/V	Vrite				
7	6	5	4	3	2	1	0	
HStrt7	HStrt6	HStrt5	HStrt4	HStrt3	HStrt2	HStrt1	HStrt0	

Bits 7 - 0 Horizontal Start Register

Four times the value of this register is the

Horizontal starting pixel for the Metrics window.

4	Address	0x05 Hori		Read/V	Vrite			
	7	6	5	4	3	2	1	0
	HStop7	HStop6	HStop5	HStop4	HStop3	HStop2	HStop1	HStop0

Bits 7 - 0 Horizontal Stop Register Four times the value of this register is the Horizontal ending pixel for the Metrics window.

#### Address 0x06 Vertical Start Register

### Read/Write

7	6	5	4	3	2	1	0
VStrt7	VStrt6	VStrt5	VStrt4	VStrt3	VStrt2	VStrt1	VStrt0

Bits 7 - 0 Vertical Start Register Four times the value of this register is the Vertical starting line (in the frame) for the Metrics window (two times in the field).

#### Address 0x07 Vertical Stop Register

#### Read/Write

7	6	5	4	3	2	1	0
VStop7	VStop6	VStop5	VStop4	VStop3	VStop2	VStop1	VStop0

Bits 7 - 0 Vertical Stop Register Four times the value of this register is the Vertical ending line (in the frame) for the Metrics window (two times in the field).

ddress	0x08 Hori	zontal Ap	erture Co	ntrol Regi	ster	Read/V	Vrite
7	6	5	4	3	2	1	0
HApt7	HApt6	HApt5	HApt4	0	0	0	0
Bits 7		Horizontal Aperture Sign Bit '1' Correction is negative (blurring) '0' Correction is positive (sharpening)					
Bits	s 6 - 4	'000' - N 	lo Áperture	Control V e Correctio	n		
Bits	s 3 - 0	Always re	ead as '0'				
ddress	0x09 Vert	ical Apert	ure Contr	ol Registe	er	Read/V	Vrite
7	6	5	4	3	2	1	0
VApt7	VApt6	VApt5	VApt4	0	0	0	0
Bits	s 7	'1'		n is negati	ve (blurring e (sharper		
Bits 6 - 4		Vertical Aperture Control Value '000' - No Aperture Correction '111' - Maximum Aperture Correction					
Bits	3 - 0	Always read as '0'					
ddress	0x0E Hare	dware Ver	sion Regi	ster		Read C	only
7	6	5	4	3	2	1	0
HVer7	HVer6	HVer5	HVer4	HVer3	HVer2	HVer1	HVer
Bits	s 7 - 0	0x01 - Ze 0x10 - CH	Version F us II Boar IP-7600 R IP-7610 R	d Rev 0.1 ev 1.0			

		•	•				
7	6	5	4	3	2	1	0
FCnt5	FCnt4	FCnt3	FCnt2	FCnt1	FCnt0	Fld	VBlk

Bits 7 - 2	Field Count A number between 0 and 63 which increments at the beginning of every Vertical Blanking Interval
Bit 1	Field Bit '1' Even Field - Digital Field 2 '0' Odd Field - Digital Field 1
Bit 0	Vertical Blanking

'1' Vertical Blanking Interval'0' Vertical Active Interval

Address 0x10 Lower Byte Red Chroma Register This register contains Bits 07 - 00 of the Sum of the Red Chrominance of the pixels within the Metrics windo	Read Only
Address 0x11 Lower Middle Byte Red Chroma Register This register contains Bits 15 - 08 of the Sum of the Red Chrominance of the pixels within the Metrics windo	Read Only
Address 0x12 Upper Middle Byte Red Chroma Register This register contains Bits 23 - 16 of the Sum of the Red Chrominance of the pixels within the Metrics windo	Read Only
Address 0x13 Upper Byte Red Chroma Register This register contains Bits 31 - 24 of the Sum of the Red Chrominance of the pixels within the Metrics windo	Read Only
Address 0x14 Lower Byte Blue Chroma Register This register contains Bits 07 - 00 of the Sum of the Blue Chrominance of the pixels within the Metrics wind	Read Only
Address 0x15 Lower Middle Byte Blue Chroma Register This register contains Bits 15 - 08 of the Sum of the Blue Chrominance of the pixels within the Metrics wind	Read Only ow.
Address 0x16 Upper Middle Byte Blue Chroma Register This register contains Bits 23 - 16 of the Sum of the Blue Chrominance of the pixels within the Metrics wind	Read Only ow.
Address 0x17 Upper Byte Blue Chroma Register This register contains Bits 31 - 24 of the Sum of the Blue Chrominance of the pixels within the Metrics wind	Read Only ow.
Address 0x18 Lower Byte Luminance Register This register contains Bits 07 - 00 of the Sum of the Luminance of the pixels within the Metrics window.	Read Only
Address 0x19 Lower Middle Byte Luminance Register This register contains Bits 15 - 08 of the Sum of the Luminance of the pixels within the Metrics window.	Read Only
This register contains Bits 15 - 08 of the Sum of the	Read Only Read Only
<ul> <li>This register contains Bits 15 - 08 of the Sum of the Luminance of the pixels within the Metrics window.</li> <li>Address 0x1A Upper Middle Byte Luminance Register This register contains Bits 23 - 16 of the Sum of the</li> </ul>	
<ul> <li>This register contains Bits 15 - 08 of the Sum of the Luminance of the pixels within the Metrics window.</li> <li>Address 0x1A Upper Middle Byte Luminance Register This register contains Bits 23 - 16 of the Sum of the Luminance of the pixels within the Metrics window.</li> <li>Address 0x1B Upper Byte Luminance Register This register contains Bits 31 - 24 of the Sum of the</li></ul>	Read Only
<ul> <li>This register contains Bits 15 - 08 of the Sum of the Luminance of the pixels within the Metrics window.</li> <li>Address 0x1A Upper Middle Byte Luminance Register This register contains Bits 23 - 16 of the Sum of the Luminance of the pixels within the Metrics window.</li> <li>Address 0x1B Upper Byte Luminance Register This register contains Bits 31 - 24 of the Sum of the Luminance of the pixels within the Metrics window.</li> <li>Address 0x1C Peak Luminance Register This register contains the peak value of the filtered</li> </ul>	Read Only Read Only Read Only Read/Write which
<ul> <li>This register contains Bits 15 - 08 of the Sum of the Luminance of the pixels within the Metrics window.</li> <li>Address 0x1A Upper Middle Byte Luminance Register This register contains Bits 23 - 16 of the Sum of the Luminance of the pixels within the Metrics window.</li> <li>Address 0x1B Upper Byte Luminance Register This register contains Bits 31 - 24 of the Sum of the Luminance of the pixels within the Metrics window.</li> <li>Address 0x1C Peak Luminance Register This register contains the peak value of the filtered Luminance of the pixels within the Metrics window.</li> <li>Address 0x1C Peak Luminance Register This register contains the peak value of the filtered Luminance of the pixels within the Metrics window.</li> <li>Address 0x20 Sum to Red Coefficient Register This register contains the magnitude of the Coefficient Register</li> </ul>	Read Only Read Only Read Only Read/Write which Sum signal. Read/Write which

#### **Read/Write** Address 0x23 Red Coefficients Sign Register 2 1 7 5 4 3 0 6 0 0 0 0 0 0 **RCmD** RAmB

Sign for CmD to Red Coefficient Bit 1 Bit 0 Sign for AmB to Red Coefficient

1' Coefficient is negative

'0' Coefficient is positive

#### Address 0x24 Sum to Green Coefficient Register **Read/Write**

This register contains the magnitude of the Coefficient which determines the contribution to the Green signal from the Sum signal.

#### Address 0x25 AmB to Green Coefficient Register **Read/Write**

This register contains the magnitude of the Coefficient which determines the contribution to the Green signal from the AmB signal.

#### Address 0x26 CmD to Green Coefficient Register **Read/Write**

This register contains the magnitude of the Coefficient which determines the contribution to the Green signal from the CmD signal.

Address 0x27 Green Coefficients Sign Register

7	6	5	4	3	2	1	0
0	0	0	0	0	0	GCmD	GAmB

Bit 1 Sign for CmD to Green Coefficient Bit 0

Sign for AmB to Green Coefficient

'1' Coefficient is negative

'0' Coefficient is positive

#### Address 0x28 Sum to Blue Coefficient Register **Read/Write**

This register contains the magnitude of the Coefficient which determines the contribution to the Blue signal from the Sum signal.

### Address 0x29 AmB to Blue Coefficient Register

This register contains the magnitude of the Coefficient which determines the contribution to the Blue signal from the AmB signal.

#### Address 0x2A CmD to Blue Coefficient Register **Read/Write**

This register contains the magnitude of the Coefficient which determines the contribution to the Blue signal from the CmD signal.

#### Address 0x2B Blue Coefficients Sign Register **Read/Write**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	BCmD	BAmB

Sign for CmD to Blue Coefficient Bit 1 Bit 0

Sign for AmB to Blue Coefficient '1' Coefficient is negative

'0' Coefficient is positive

Addresses 0x30 - 0x3F Gamma Values Write Register Write The 16 values that are written to these 16 registers determine the breakpoints in the Gamma correction circuit. The breakpoint values should be written in ascending order starting at address 0x30.

## Addresses 0x30 - 0x3F Gamma Values Read Register

The breakpoints in the Gamma correction circuit are read from these registers.

Read

**Read/Write** 

**Read/Write** 

### TIMING REQUIREMENTS

Name	Description		lue	Unit	
			Max.	Onit	
fCPX	frequency CPCKA or CPCKB	0	30	MHz	
tCPX	period CPCKA or CPCKB	33	-	ns	
dcCPX	duty cycle CPCKA or CPCKB	40	60	%	
tsuCPDX	setup time,				
	CPDA [30] to CPCKA or				
	CPDB [30] to CPCKB	8		ns	
thCPDX	hold time,				
	CPDA [30] to CPCKA or				
	CPDB [30] to CPCKB	4		ns	
fRCK	frequency RCLK	10	40	MHz	
twRSTN	pulse width of RSTN	100		ns	

### TIMING CHARACTERISTICS

Name	Description	Va	Unit		
		Min. Max.			
tcqRCLK	RCLK to output (CPSEL, SDAO, SDMN)		20	ns	
tcpCPX	rising edge of CPCKA or CPCKB to output (YY[70], UV[70],				
	CLK1, VSYNC, HSYNC, VACT, HACT, BFLAG)		20	ns	
tcqCK2f	falling edge of CLK2 to output (YY[70], UV[70], CLK1, VSYNC,				
	HSYNC, VACT, HACT, BFLAG)	-2	5	ns	
tcqCK2r	rising edge of CLK2 to output (YY[70], UV[70], CLK1,VSYNC,				
	HSYNC, VACT, HACT, BFLAG)	(0.4*tCPX)-2	(0.6*tCPX)+5	ns	
tcpCK1f	falling edge of CLK1 to output (YY[70], UV[70], VSYNC, HSYNC,				
	VACT, HACT, BFLAG)	-3	3	ns	
tcqCK1r	rising edge of CLK1 to output				
	(YY[70], UV[70], VSYNC, HSYNC, VACT, HACT, BFLAG)	tCPX-3	tCPX+3	ns	
tpdCK2	propagation delay from CPCKA or CPCKB to CK2		10	ns	
tpdINV	propagation delay from INVI to INVO		10	ns	
tpdSCL	propagation delay from SCLI to SCLOA or SCLOB		10	ns	

### ABSOLUTE MAXIMUM RATINGS [See Notes]

Supply voltage VDD	-0.5V to 7.0V
Input voltage V <sub>IN</sub>	-0.5V to VDD + 0.5V
Output voltage V <sub>out</sub>	-0.5V to VDD + 0.5V
Clamp diode current per pin I <sub>k</sub> (see r	note 2) 18mA
Static discharge voltage (HBM)	500V
Storage temperature T <sub>s</sub>	-55°C to 150°C
Ambient temperature with power app	olied T <sub>AMB</sub>
	0°C to 70°C
Junction temperature	125°C
Package power dissipation	1000mW

#### NOTES ON MAXIMUM RATINGS

- 1. Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied.
- 2. Maximum dissipation for 1 second should not be exceeded, only one output to be tested at any one time.
- 3. Exposure to absolute maximum ratings for extended periods may affect device reliablity.
- 4. Current is defined as negative into the device.

## STATIC ELECTRICAL CHARACTERISTICS

Operating Conditions (unless otherwise stated)  $T_{amb} = 0^{\circ}C$  to +70°C  $V_{DD} = 5.0v \pm 5\%$ 

Value Characteristic Symbol Units Conditions Min. Тур. Max.  $V_{OH}$  $V_{OL}$  $V_{IHC}$  $V_{ILC}$  $0.8V_{DD}$  $I_{OH} = 4mA$ Output high voltage V  $I_{OL} = -4mA$ V Output low voltage 0.4  $0.7V_{DD}$ V Input high voltage (CMOS input)  $0.2V_{\rm DD}$ V Input low voltage (CMOS input) V<sub>IHT</sub> V<sub>ILT</sub> V Input high voltage (TTL input) 2.0 -V Input low voltage (TTL input) 0.8 \_  $GND < V_{IN} < V_{DD}$ I<sub>IN</sub> μΑ Input leakage current -1 +1  $\dot{C}_{IN}$ Input capacitance 10 pF I<sub>oz</sub>  $GND < V_{OUT} < V_{DD}$ Output leakage current -1 +1 μΑ  $V_{DD} = Max$ mA Output S/C current I<sub>sc</sub> 10 300

#### **ORDERING INFORMATION**

VP7610 CG FPIR (Note: Prior to full release to production device may be designated as VP7610 PR FPIR)



# For more information about all Zarlink products visit our Web Site at

### www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE