

P-Channel Enhancement-Mode Vertical DMOS Power FETs

Ordering Information

BV _{DSS} /	R _{DS(ON)}	I _{D(ON)}	Order Number / Package			
BV _{DGS}	(max) (min)		TO-39	TO-92		
-80V	5Ω	-1.1A	VP0808B	VP0808L		
-100V	5Ω	-1.1A	VP1008B	VP1008L		

Features

- ☐ Freedom from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- □ Excellent thermal stability
- Integral Source-Drain diode
- ☐ High input impedance and high gain
- □ Complementary N- and P-Channel devices

Applications

- ☐ Motor control
- Converters
- ☐ Amplifiers☐ Switches
- ☐ Power supply circuits
- Drivers (Relays, Hammers, Solenoids, Lamps, Memories, Displays, Bipolar Transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV _{DSS}
Drain-to-Gate Voltage	BV _{DGS}
Gate-to-Source Voltage	±40V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

^{*}Distance of 1.6 mm from case for 10 seconds.


Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicongate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options

(Note 1)



Thermal Characteristics

Package	I _D (continuous)*	Ip (pulsed)	Power Dissipation	θ _{ja} °C/W	θ _{jc} °C/W
TO-39	-0.88A	-3A	6.25W	170	20
TO-92	-0.21A	-3A	0.4W	312.5	41

^{*}I_D (continuous) is limited by max rated T_i.

Electrical Characteristics (@ 25°C unless otherwise specified)

(Notes 1 and 2)

Symbol	Parameter		Min	Тур	Max	Unit	Conditions
BVDSS	Drain-to-Source Breakdown Voltage	VP1008	-100			٧	$I_D = -10\mu A, V_{GS} = 0$
	1	VP0808	-80				
V _{GS(th)}	Gate Threshold Voltage		-2		-4.5	٧	VGS = VDS, ID = -1mA
IGSS	Gate Body Leakage				100	nA	$V_{GS} = 30V, V_{DS} = 0$
IDSS	Zero Gate Voltage Drain Current				-10		V _{GS} = 0V, V _{DS} = Max Rating
					-500	μΑ	V _{GS} = 0V, V _{DS} = Max Rating
l .				T _A = 125°C			
I _{D(ON)}	ON-State Drain Current		-1.1			Α	$V_{GS} = -10V, V_{DS} \ge 2 V_{DS(ON)}$
RDS(ON)	RDS(ON) Static Drain-to-Source ON-State Resistance					Ω	,
					5		$V_{GS} = -10V, I_{D} = -1A$
GFS	Forward Transconductance		200			m℧	$V_{DS} \ge 2 V_{DS(ON)}, I_{D} = -0.5A$
CISS	Input Capacitance				150		
COSS	Common Source Output Capacitance				60	pF	V _{GS} = 0, V _{DS} = 25V
CRSS	Reverse Transfer Capacitance				25		f = 1MHz
^t d(ON)	Turn-ON Delay Time				10		
tr	Rise Time				10	ns	$V_{DD} = -25V, I_{D} = -0.5A$
^t d(OFF)	Turn-OFF Delay Time				10	115	$R_S = 50\Omega$
tf	Fall Time				10		
V _{SD}	Diode Forward Voltage Drop	VP1008		1.2		٧	I _{SD} = 0.21A, V _{GS} = 0
		VP0808		1.2			$I_{SD} = 0.9A, V_{GS} = 0$

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu s$ pulse, 2% duty cycle.) Note 2: All A.C. parameters sample tested.

Switching Waveforms and Test Circuit

