



P-Channel Enhancement-Mode Vertical DMOS Power FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-39	TO-92	DICE
-450V	125Ω	100mA	VP0545N2	VP0545N3	VP0545ND
-500V	125Ω	100mA	VP0550N2	VP0550N3	VP0550ND

Features

- Freedom from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{iss} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-Channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- Motor control
- Convertors
- Amplifiers
- Switches
- Power supply circuits
- Driver (Relays, Hammers, Solenoids, Lamps, Memories, Displays, Bipolar Transistors, etc.)

Package Options

(Notes 1 and 2)



TO-39



TO-92

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	$\pm 20V$
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

*Distance of 1.6 mm from case for 10 seconds.

Note 1: See Package Outline section for discrete pinouts.
Note 2: See Array section for quad pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)*	Power Dissipation @ $T_C = 25^\circ\text{C}$	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}	I_{DRM}^*
TO-39	-125mA	-0.25A	3.5W	35	125	-125mA	-0.25A
TO-92	-70mA	-0.25A	1W	125	170	-70mA	-0.25A

* I_D (continuous) is limited by max rated T_j .

Electrical Characteristics (@ 25°C unless otherwise specified)



(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
V_{DSS}	Drain-to-Source Breakdown Voltage	VP0550	-500		V	$V_{GS} = 0, I_D = -1\text{mA}$
		VP0545	-450			
$V_{GS(th)}$	Gate Threshold Voltage	-2.5		-4.5	V	$V_{GS} = V_{DS}, I_D = -1\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		-3.5	-6	mV/°C	$V_{GS} = V_{DS}, I_D = -1\text{mA}$
I_{GSS}	Gate Body Leakage			-100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$
I_{DSS}	Zero Gate Voltage Drain Current			-10	μA	$V_{GS} = 0, V_{DS} = \text{Max Rating}$
				-1000		$V_{GS} = 0, V_{DS} = 0.8 \text{ Max Rating}$
$I_{D(ON)}$	ON-State Drain Current		-50		mA	$T_A = 125^\circ\text{C}$
			-100			$V_{GS} = -5\text{V}, V_{DS} = -25\text{V}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		85	125	Ω	$V_{GS} = -5\text{V}, I_D = -5\text{mA}$
			75			$V_{GS} = -10\text{V}, I_D = -10\text{mA}$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.85		%/°C	$V_{GS} = -10\text{V}, I_D = -10\text{mA}$
G_{FS}	Forward Transconductance	25	40		mΩ	$V_{DS} = -25\text{V}, I_D = -10\text{mA}$
C_{ISS}	Input Capacitance	35	60		pF	$V_{GS} = 0, V_{DS} = -25\text{V}$ $f = 1\text{ MHz}$
C_{OSS}	Common Source Output Capacitance	10	20			
C_{RSS}	Reverse Transfer Capacitance	3	10			
$t_{d(ON)}$	Turn-ON Delay Time		5	10	ns	$V_{DD} = -25\text{V}$ $I_D = -10\text{mA}$ $R_S = 50\Omega$
t_r	Rise Time		8	15		
$t_{d(OFF)}$	Turn-OFF Delay Time		8	15		
t_f	Fall Time		5	10		
V_{SD}	Diode Forward Voltage Drop		-0.8	-1.5	V	$V_{GS} = 0, I_{SD} = -0.1\text{A}$
t_{rr}	Reverse Recovery Time		200		ns	$V_{GS} = 0, I_{SD} = -0.1\text{A}$

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)

Note 2: All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves

