



P-Channel Enhancement-Mode Vertical DMOS Power FETs

Ordering Information

$BV_{DSS} /$ BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-39	TO-92	DICE
-350V	75 Ω	-200mA	VP0535N2	VP0535N3	VP0535ND
-400V	75 Ω	-200mA	VP0540N2	VP0540N3	VP0540ND

Features

- ☐ Freedom from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-Channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Motor control
- ☐ Convertors
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (Relays, Hammers, Solenoids, Lamps, Memories, Displays, Bipolar Transistors, etc.)


Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	$\pm 20V$
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

*Distance of 1.6 mm from case for 10 seconds.

Package Options

(Notes 1 and 2)



Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)*	Power Dissipation @ $T_C = 25^\circ\text{C}$	θ_{JC} $^\circ\text{C/W}$	θ_{JA} $^\circ\text{C/W}$	I_{DR}	I_{DRM}^*
TO - 39	-0.2A	-0.5A	3.5W	35	125	-0.2A	-0.5A
TO - 92	-0.1A	-0.5A	1.0W	125	170	-0.1A	-0.5A

* I_D (continuous) is limited by max rated T_J .

Electrical Characteristics (@ 25°C unless otherwise specified)


(Notes 1 and 2)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	VP0540	-400			V	$V_{GS} = 0, I_D = -1\text{mA}$
		VP0535	-350				
V _{GS(th)}	Gate Threshold Voltage		-2.5		-4.5	V	$V_{GS} = V_{DS}, I_D = -1\text{mA}$
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with Temperature			-3.5	-6.0	mV/ $^\circ\text{C}$	$V_{GS} = V_{DS}, I_D = -1\text{mA}$
I _{GSS}	Gate Body Leakage				-100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$
I _{DSS}	Zero Gate Voltage Drain Current				-10	μA	$V_{GS} = 0, V_{DS} = \text{Max Rating}$
					-500		$V_{GS} = 0, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
I _{D(ON)}	ON-State Drain Current			-80		mA	$V_{GS} = -5\text{V}, V_{DS} = -25\text{V}$
			200	-250			$V_{GS} = -10\text{V}, V_{DS} = -25\text{V}$
R _{DS(ON)}	Static Drain-to-Source ON-State Resistance			60		Ω	$V_{GS} = -5\text{V}, I_D = -10\text{mA}$
				45	75		$V_{GS} = -10\text{V}, I_D = -50\text{mA}$
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with Temperature			0.8	1.5	%/ $^\circ\text{C}$	$V_{GS} = -10\text{V}, I_D = -50\text{mA}$
G _{FS}	Forward Transconductance		50	70		m Ω	$V_{DS} = -25\text{V}, I_D = -50\text{mA}$
C _{iss}	Input Capacitance			40	60	pF	$V_{GS} = 0, V_{DS} = -25\text{V}$ $f = 1 \text{ MHz}$
C _{OSS}	Common Source Output Capacitance			11	20		
C _{RSS}	Reverse Transfer Capacitance			3	5		
t _{d(ON)}	Turn-ON Delay Time				10	ns	$V_{DD} = -25\text{V}$ $I_D = -50\text{mA}$ $R_S = 50\Omega$
t _r	Rise Time				15		
t _{d(OFF)}	Turn-OFF Delay Time				15		
t _f	Fall Time				10		
V _{SD}	Diode Forward Voltage Drop			-0.8	-1.5	V	$V_{GS} = 0, I_{SD} = -0.1\text{A}$
t _{rr}	Reverse Recovery Time			200		ns	$V_{GS} = 0, I_{SD} = -0.1\text{A}$

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300 μs pulse, 2% duty cycle.)







Note 2: All A.C. parameters sample tested.


Switching Waveforms and Test Circuit




Typical Performance Curves

VP05D





BV_{DSS} Variation with Temperature


ON - Resistance Vs. Drain Current



Transfer Characteristics

V_(th) and R_{DS} Variation with Temperature

Capacitance Vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics

