



**P-Channel Enhancement-Mode  
Vertical DMOS Power FETs**

**Ordering Information**

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package		
			TO-39	TO-92	DICE
-350V	75Ω	-200mA	VP0535N2	VP0535N3	VP0535ND
-400V	75Ω	-200mA	VP0540N2	VP0540N3	VP0540ND

**Features**

- Freedom from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C<sub>ISS</sub> and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-Channel devices

**Advanced DMOS Technology**

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.


Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

**Applications**

- Motor control
- Convertors
- Amplifiers
- Switches
- Power supply circuits
- Driver (Relays, Hammers, Solenoids, Lamps, Memories, Displays, Bipolar Transistors, etc.)

**Package Options**

(Notes 1 and 2)



**Absolute Maximum Ratings**

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\*Distance of 1.6 mm from case for 10 seconds.

Note 1: See Package Outline section for discrete pinouts.  
Note 2: See Array section for quad pinouts.

## Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)*	Power Dissipation @ $T_C = 25^\circ\text{C}$	$\theta_{JC}$ $^\circ\text{C/W}$	$\theta_{JA}$ $^\circ\text{C/W}$	$I_{DR}$	$I_{DRM}^*$
TO - 39	-0.2A	-0.5A	3.5W	35	125	-0.2A	-0.5A
TO - 92	-0.1A	-0.5A	1.0W	125	170	-0.1A	-0.5A

\*  $I_D$  (continuous) is limited by max rated  $T_J$ .

## Electrical Characteristics (@ $25^\circ\text{C}$ unless otherwise specified)


(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	VP0540	-400			V	$V_{GS} = 0, I_D = -1\text{mA}$
		VP0535	-350				
V <sub>GS(th)</sub>	Gate Threshold Voltage	-2.5		-4.5	V	$V_{GS} = V_{DS}, I_D = -1\text{mA}$	
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with Temperature		-3.5	-6.0	mV/ $^\circ\text{C}$	$V_{GS} = V_{DS}, I_D = -1\text{mA}$	
I <sub>GSS</sub>	Gate Body Leakage			-100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			-10	$\mu\text{A}$	$V_{GS} = 0, V_{DS} = \text{Max Rating}$	
				-500		$V_{GS} = 0, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$	
I <sub>D(ON)</sub>	ON-State Drain Current		-80		mA	$V_{GS} = -5\text{V}, V_{DS} = -25\text{V}$	
		200	-250			$V_{GS} = -10\text{V}, V_{DS} = -25\text{V}$	
R <sub>DS(ON)</sub>	Static Drain-to-Source ON-State Resistance		60		$\Omega$	$V_{GS} = -5\text{V}, I_D = -10\text{mA}$	
			45	75		$V_{GS} = -10\text{V}, I_D = -50\text{mA}$	
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with Temperature		0.8	1.5	%/ $^\circ\text{C}$	$V_{GS} = -10\text{V}, I_D = -50\text{mA}$	
G <sub>FS</sub>	Forward Transconductance	50	70		m $\Omega$	$V_{DS} = -25\text{V}, I_D = -50\text{mA}$	
C <sub>ISS</sub>	Input Capacitance		40	60	pF	$V_{GS} = 0, V_{DS} = -25\text{V}$ $f = 1 \text{ MHz}$	
C <sub>OSS</sub>	Common Source Output Capacitance		11	20			
C <sub>RSS</sub>	Reverse Transfer Capacitance		3	5			
t <sub>d(ON)</sub>	Turn-ON Delay Time			10	ns	$V_{DD} = -25\text{V}$ $I_D = -50\text{mA}$ $R_S = 50\Omega$	
t <sub>r</sub>	Rise Time			15			
t <sub>d(OFF)</sub>	Turn-OFF Delay Time			15			
t <sub>f</sub>	Fall Time			10			
V <sub>SD</sub>	Diode Forward Voltage Drop		-0.8	-1.5			V
t <sub>rr</sub>	Reverse Recovery Time		200		ns	$V_{GS} = 0, I_{SD} = -0.1\text{A}$	

Note 1: All D.C. parameters 100% tested at  $25^\circ\text{C}$  unless otherwise stated. (Pulse test: 300 $\mu\text{s}$  pulse, 2% duty cycle.)


Note 2: All A.C. parameters sample tested.

## Switching Waveforms and Test Circuit




# Typical Performance Curves


Output Characteristics




Saturation Characteristics




Transconductance Vs. Drain Current




Power Dissipation Vs. Case Temperature




Maximum Rated Safe Operating Area




Thermal Response Characteristics




**BVDSS Variation with Temperature**




**ON - Resistance Vs. Drain Current**




**Transfer Characteristics**



**V(th) and RDS Variation with Temperature**



**Capacitance Vs. Drain-to-Source Voltage**



**Gate Drive Dynamic Characteristics**

