Supertex inc.



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV _{DSS} /	R _{DS(ON)}	I _{D(ON)}	Order Number / Package		
BV _{DGS}	(max)	(min)	TO-92		
-30V	2.5Ω	-1.5A	VP0300L		

Features

- ☐ Free from secondary breakdown
- □ Low power drive requirement
- □ Ease of paralleling
- ☐ Low C_{iss} and fast switching speeds
- □ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor controls
- □ Converters
- Amplifiers
- ☐ Switches
- □ Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_DSS
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


^{*} Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Thermal Characteristics

Package	I _D (continuous)*	I _D (pulsed)	Power Dissipation T _C = 25°C	θ _{ja} °C/W	θ _{jc} ° C/W	
TO-92	-0.32A	-0.87A	1.0W	170	125	

^{*} I_D (continuous) is limited by max rated T_j .

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	-30			V	V_{GS} = 0V, I_D =-10 μ A	
V _{GS(th)}	Gate Threshold Voltage	-1.0	-1.8	-4.5	V	$V_{GS} = V_{DS}, I_D = -1mA$	
I _{GSS}	Gate Body Leakage			-100	nA	$V_{GS} = \pm 30V, V_{DS} = 0V$	
I _{DSS}	Zero Gate Voltage Drain Current			-10		$V_{GS} = 0V, V_{DS} = -25V$	
				-500	μА	$V_{GS} = 0V, V_{DS} = -25V$ $T_A = 125^{\circ}C$	
I _{D(ON)}	ON-State Drain Current	-1.5	-1.7		А	$V_{GS} = -12V, V_{DS} = -10V$	
R _{DS(ON)}	Static Drain-to-SourceON-State Resistance			2.5	Ω	$V_{GS} = -12V, I_D = -1A$	
G _{FS}	Forward Transconductance	200			m℧	$V_{DS} = -10V, I_{D} = -0.5A$	
C _{ISS}	Input Capacitance			150		V 0V V 45V	
C _{oss}	Common Source Output Capacitance			120	pF	$V_{GS} = 0V, V_{DS} = -15V$ f = 1MHz	
C _{RSS}	Reverse Transfer Capacitance			60			
t _(ON)	Turn-ON Time			30	ns	$V_{DD} = -25V, I_{D} = -1A$	
t _(OFF)	Turn-OFF Time			30		$R_{GEN} = 25\Omega$	
V _{SD}	Diode Forward Voltage Drop		-1.2		V	$V_{GS} = 0V, I_{SD} = -1.5A$	

Notes

- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit

