



N-Channel Enhancement-Mode Vertical DMOS Power FETs

Ordering Information

BV _{DSS} / BV _{DGS}	R _{DS(ON)} (max)	V _{GS(th)} (max)	Order Number / Package
			TO-92
600V	35Ω	2.8V	VN6035L

Features

- Freedom from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-Channel devices

Applications

- Motor control
- Converters
- Amplifiers
- Telecom Switching
- Power supply circuits
- Drivers (Relays, Hammers, Solenoids, Lamps, Memories, Displays, Bipolar Transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV _{DSS}
Drain-to-Gate Voltage	BV _{DGS}
Gate-to-Source Voltage	± 40V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

*Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options

(Note 1)



TO-92

Note 1: See Package Outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)*	Power Dissipation @ $T_C = 25^\circ\text{C}$	θ_{JA} $^\circ\text{C/W}$	θ_{JC} $^\circ\text{C/W}$	I_{DR}	I_{DRM}^*
TO-92	110mA	500mA	1W	125	170	110mA	500mA

* I_D (continuous) is limited by max rated T_J .

Electrical Characteristics (@ 25°C unless otherwise specified)

(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	600			V	$V_{GS} = 0, I_D = 100\mu\text{A}$
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.8	V	$V_{GS} = V_{DS}, I_D = 1\text{mA}$
I_{GSS}	Gate Body Leakage			10	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$
I_{DSS}	Zero Gate Voltage Drain Current			50	μA	$V_{GS} = 0, V_{DS} = \text{Max Rating}$
				200		$V_{GS} = 0, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$V_{DS(ON)}$	Static Drain-Source ON-State Voltage			1.75	V	$V_{GS} = 10\text{V}, I_D = 50\text{mA}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			35	Ω	$V_{GS} = 10\text{V}, I_D = 50\text{mA}$
G_{FS}	Forward Transconductance	0.100			S	$V_{DS} = 25\text{V}, I_D = 50\text{mA}$
C_{ISS}	Input Capacitance			80	pF	$V_{GS} = 0, V_{DS} = 25\text{V}$ $f = 1 \text{ MHz}$
C_{OSS}	Common Source Output Capacitance			20		
C_{RSS}	Reverse Transfer Capacitance			10		
$t_{d(ON)}$	Turn-ON Delay Time			20	ns	$V_{DD} = 25\text{V}, I_D = 50\text{mA}, R_S = 50\Omega$
$t_{d(OFF)}$	Turn-OFF Delay Time			100	ns	$V_{DD} = 25\text{V}, I_D = 50\text{mA}, R_S = 50\Omega$
V_{SD}	Diode Forward Voltage Drop			1.2	V	$V_{GS} = 0, I_S = 110\text{mA}, T_A = 25^\circ\text{C}$

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu\text{s}$ pulse, 2% duty cycle.)

Note 2: All A.C. parameters sample tested.

Switching Waveforms and Test Circuit

