



N-Channel Enhancement-Mode Vertical DMOS Power FETs

Ordering Information

$BV_{DSS} /$ BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
			TO-39	TO-92
40V	8Ω	0.5A	VN1304N2	VN1304N3
60V	8Ω	0.5A	VN1306N2	VN1306N3
100V	8Ω	0.5A	VN1310N2	VN1310N3

Features

- ☐ Freedom from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{iss} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-Channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (Relays, Hammers, Solenoids, Lamps, Memories, Displays, Bipolar Transistors, etc.)


Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

*Distance of 1.6 mm from case for 10 seconds.

Package Options

(Note 1)



Note 1: See Package Outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)*	Power Dissipation @ $T_C = 25^\circ\text{C}$	θ_{JA} $^\circ\text{C/W}$	θ_{JC} $^\circ\text{C/W}$	I_{DR}	I_{DRM}^*
TO-39	0.4A	1.4A	3.0W	125	41.5	0.4A	1.4A
TO-92	0.25A	1.3A	1.0W	170	125	0.25A	1.3A

* I_D (continuous) is limited by max rated T_J .

Electrical Characteristics (@ 25°C unless otherwise specified)


(Notes 1 and 2)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BVDS	Drain-to-Source Breakdown Voltage	VN1310	100			V	$I_D = 1\text{mA}$, $V_{GS} = 0$
		VN1306	60				
		VN1304	40				
VGS(th)	Gate Threshold Voltage		0.8		2.4	V	$V_{GS} = V_{DS}$, $I_D = 1\text{mA}$
$\Delta V_{GS}(\text{th})$	Change in $V_{GS}(\text{th})$ with Temperature			-3.9	-5	mV/ $^\circ\text{C}$	$I_D = 1\text{mA}$, $V_{DS} = V_{GS}$
IGSS	Gate Body Leakage			0.1	100	nA	$V_{GS} = \pm 20\text{V}$, $V_{DS} = 0$
IDSS	Zero Gate Voltage Drain Current				1	μA	$V_{GS} = 0$, $V_{DS} = \text{Max Rating}$
					100		$V_{GS} = 0$, $V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
ID(ON)	ON-State Drain Current		0.25	0.6		A	$V_{GS} = 5\text{V}$, $V_{DS} = 25\text{V}$
			0.50	1.4			$V_{GS} = 10\text{V}$, $V_{DS} = 25\text{V}$
RDS(ON)	Static Drain-to-Source ON-State Resistance			5	15	Ω	$V_{GS} = 5\text{V}$, $I_D = 50\text{mA}$
				5	8		$V_{GS} = 10\text{V}$, $I_D = 500\text{mA}$
$\Delta R_{DS}(\text{ON})$	Change in $R_{DS}(\text{ON})$ with Temperature			0.8	2	%/ $^\circ\text{C}$	$I_D = 500\text{mA}$, $V_{GS} = 10\text{V}$
GFS	Forward Transconductance		200	250		$\text{m}\Omega^{-1}$	$V_{DS} = 25\text{V}$, $I_D = 500\text{mA}$
Ciss	Input Capacitance			27	35	pF	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$, $f = 1\text{MHz}$
Coss	Common Source Output Capacitance			13	15		
CRSS	Reverse Transfer Capacitance			3	5		
td(ON)	Turn-ON Delay Time			2	5	ns	$V_{DD} = 25\text{V}$, $I_D = 500\text{mA}$, $R_S = 50\Omega$
tr	Rise Time			2	5		
td(OFF)	Turn-OFF Delay Time			2	5		
tf	Fall Time			2	5		
VSD	Diode Forward Voltage Drop			1.0	1.3	V	$I_{SD} = 1.0\text{A}$, $V_{GS} = 0$
trr	Reverse Recovery Time			350		ns	$I_{SD} = 1.0\text{A}$, $V_{GS} = 0$

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu\text{s}$ pulse, 2% duty cycle.)

Note 2: All A.C. parameters sample tested.


Switching Waveforms and Test Circuit




Typical Performance Curves

VN13A


Output Characteristics




Saturation Characteristics




Transconductance Vs. Drain Current




Power Dissipation Vs. Case Temperature




Maximum Rated Safe Operating Area




Thermal Response Characteristics




BVDSS Variation with Temperature




ON - Resistance Vs. Drain Current




Transfer Characteristics



V(th) and RDS Variation with Temperature



Capacitance Vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics

