



**Supertex inc.**

VN03F

T-39-11



## N-Channel Enhancement-Mode Vertical DMOS Power FETs

### Ordering Information

$BV_{DSS}$ / $BV_{DGS}$	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-3	TO-220	Dice
550V	6Ω	1.5A	VN0335N1	VN0335N5	VN0335ND
600V	6Ω	1.5A	VN0360N1	VN0360N5	VN0360ND

### Features

- Freedom from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low  $C_{iss}$  and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-Channel devices

### Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (Relays, Hammers, Solenoids, Lamps, Memories, Displays, Bipolar Transistors, etc.)

### Absolute Maximum Ratings

Drain-to-Source Voltage	$BV_{DSS}$
Drain-to-Gate Voltage	$BV_{DGS}$
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\*Distance of 1.6 mm from case for 10 seconds.


### Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Package Options

(Note 1)



Note 1: See Package Outline section for discrete pinouts.

T-39-11

**Thermal Characteristics**

Package	$I_D$ (continuous)*	$I_D$ (pulsed)*	Power Dissipation @ $T_c = 25^\circ\text{C}$	$\theta_{j_0}$ °C/W	$\theta_{j_a}$ °C/W	$I_{DR}$	$I_{DRM}^*$
TO-3	2.5A	6A	100W	1.25	30	2.5A	6A
TO-220	1.5A	6A	50W	40	40	1.5A	6A


\* $I_D$  (continuous) is limited by max rated  $T_j$ **Electrical Characteristics (@ 25°C unless otherwise specified)**

(Notes 1 and 2)







Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage		VN0360	600		V	V <sub>GS</sub> = 0, $I_D$ = 10mA
			VN0355	550			
V <sub>GS(th)</sub>	Gate Threshold Voltage		2		4	V	V <sub>GS</sub> = V <sub>DS</sub> , $I_D$ = 10mA
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with Temperature		-4.8	-6.0	mV/°C		V <sub>GS</sub> = V <sub>DS</sub> , $I_D$ = 10mA
I <sub>GSS</sub>	Gate Body Leakage			100	nA		V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			100	$\mu\text{A}$		V <sub>GS</sub> = 0, V <sub>DS</sub> = Max Rating
				2	mA		V <sub>GS</sub> = 0, V <sub>DS</sub> = 0.8 Max Rating TA = 125°C
I <sub>D(ON)</sub>	ON-State Drain Current		1.3			A	V <sub>GS</sub> = 5V, V <sub>DS</sub> = 25V
			1.5	3.0			V <sub>GS</sub> = 10V, V <sub>DS</sub> = 25V
R <sub>D(S)(ON)</sub>	Static Drain-to-Source ON-State Resistance		5.5			$\Omega$	V <sub>GS</sub> = 5V, $I_D$ = 0.25A
			4.5	6.0			V <sub>GS</sub> = 10V, $I_D$ = 0.5A
$\Delta R_{D(S)(ON)}$	Change in R <sub>D(S)(ON)</sub> with Temperature		1	2	%/°C		V <sub>GS</sub> = 10V, $I_D$ = 0.5A
G <sub>FS</sub>	Forward Transconductance		0.5	1		$\Omega$	V <sub>DS</sub> = 25V, $I_D$ = 0.5A
C <sub>ISS</sub>	Input Capacitance		550	650			
C <sub>OSS</sub>	Common Source Output Capacitance		75	125		pF	V <sub>GS</sub> = 0, V <sub>DS</sub> = 25V $f = 1\text{MHz}$
C <sub>rss</sub>	Reverse Transfer Capacitance		25	50			
t <sub>d(ON)</sub>	Turn-ON Delay Time		8	15			
t <sub>r</sub>	Rise Time		8	15		ns	
t <sub>d(OFF)</sub>	Turn-OFF Delay Time		65	100			
t <sub>f</sub>	Fall Time		12	25			
V <sub>SD</sub>	Diode Forward Voltage Drop		1.1	1.5	V		V <sub>GS</sub> = 0, $I_{SD}$ = 5A
t <sub>rr</sub>	Reverse Recovery Time		450			ns	V <sub>GS</sub> = 0, $I_{SD}$ = 5A

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)

Note 2: All A.C. parameters sample tested.

**Switching Waveforms and Test Circuit**

T-39-11

**Typical Performance Curves**

T-39-11

