

VENUS822A GPS / GNSS Baseband Processor – Flash Version

FEATURES

- Support GPS, Beidou, QZSS, SBAS
- Support GPS, GLONASS, QZSS, SBAS
- Ultra fast signal acquisition and TTFF speed
- Perform 16 million time-frequency hypothesis testing per second
- Signal detection better than -165dBm
- Reacquisition sensitivity -157dBm
- Open sky hot start 1 second
- Open sky cold start 29 seconds
- Accuracy 2.5m CEP
- Multipath detection and suppression
- Jamming detection and mitigation
- Supports AGPS
- Tracking 15mA @ 3.3V
- 7mm x 7mm QFN56, RoHS compliant

The Venus822A is a high-performance GPS / GNSS baseband processor intended for GPS / Beidou or GPS / GLONASS applications. It contains all the baseband function required for GPS / Beidou and GPS / GLONASS signal acquisition, tracking, and navigation solution. The Venus822A is designed to allow easy integration of GPS / Beidou or GPS / GLONASS into application systems.

A dedicated massive-correlator signal parameter search engine enables rapid search of all available satellites and acquisition of very weak signals. An advanced track engine allows weak signal tracking and positioning in severe environments such as urban canyons and under deep foliage.

A complete low-cost high-performance GPS / Beidou or GPS / GLONASS receiver can be built with Venus822A, a compatible GPS / Beidou or GPS / GLONASS RF front-end, and a small number of external components.




Figure-1 GPS/Beidou or GPS/GLONASS Receiver based on Venus822A

FUNCTIONAL DESCRIPTION




Figure-2 Baseband Processor Functional Diagram

The Venus822A implements all the needed function for GPS/Beidou and GPS/GLONASS signal acquisition, tracking, decoding, and navigation solution. It is optimized for GPS/Beidou or GPS/GLONASS applications requiring high performance. Major blocks within the chip are: GPS/GNSS signal processing engine, 32bit RISC processor, peripheral interface, and memory.

RF Interface

The RF interface supports single-ended IF signal in sign/magnitude format and sampling frequency of 16.367667MHz with +/-0.5ppm accuracy for GPS/Beidou, and 24.552MHz with +/-0.5ppm accuracy for GPS/GLONASS.

GPS/GNSS Signal Processing Engine

The signal-processing engine comprise of a signal parameter search engine and a track engine. Both implement carrier frequency wipe-off, pseudorandom code removal, plus coherent and incoherent integration required for indoors high-sensitivity signal processing.

The signal parameter search engine can be configured to search full code space and several frequencies simultaneously, or full code space of all satellites simultaneously. Massive correlator design allows extremely high signal acquisitions speed and high sensitivity performance.

32bit RISC

The internal 32bit RISC is a 7-stage pipelined processor. The processor handles all time-critical GPS/GNSS related functions, management controls, and navigation solutions.

Cache Memory

Cache memory subsystem consists of 16Kbyte I-cache, and 2Kbyte D-cache.

Battery-Backed RTC and RAM

The real-time clock circuitry and a small block of SRAM is included on-chip to retain time and the necessary GPS/GNSS data for rapid warm start and hot-start operation.

Data RAM

The chip contains SRAM needed for stand-alone operation. The on-chip SRAM is designed for low-power and high-speed single cycle access.

Program ROM

The chip implements program ROM on-chip.

UART

2 sets of UART is supported for Venus822A in QFN56 package.

I2C

1 set of I2C is supported for Venus822A in QFN56 package.

SPI

SPI with 2 chip-select is supported for Venus822A in QFN56 package.

Regulator

3.3V to 1.2V LDO regulator and 3.3V to 1.2V DC/DC switching regulator is implemented on-chip for powering the RTC & Backup SRAM region (V12I_RTC) and the core logic (V12I).

PLL

The signal parameter search engine requires a high frequency clock. It is generated from the GPS reference clock through the on-chip PLL. A divided-down PLL clock is selected to clock the 32bit RISC.

POWER SUPPLIES

The system is partitioned into the following power supply domains:

VDDIO: Digital supply voltage for the I/O interface, supporting 3.3V I/O, 2.97V ~ 3.63V.

V12I: 1.08V ~ 1.32V, the main digital supply voltage for the core logic. It is typically derived from the on-chip 1.2V DC/DC switching regulator or can be provided from an external supply source.

V12I_PLL: 1.08V ~ 1.32V, the analog supply voltage for the internal PLL.

V12I_RTC: 1.08V ~ 1.32V, the digital supply voltage for the battery backed-up RTC and SRAM. Current consumption ~7uA when main chip is inactive, ~1mA when main chip is active.

VDDIFINT: Digital supply voltage for RFIC interface pins (CLK / SGN / MAG), supporting 3.3V I/O or 1.8V I/O. 2.97V ~ 3.63V for 3.3V I/O. 1.62V ~ 1.98V for 1.8V I/O.




Figure-3 System Power

PIN CONFIGURATION




Figure-4 Pin-Out QFN56 (Top-View)

Table-1 Venus822A-BD Pin-Out

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	MAG3	15	V12I_RTC	29	SPI_MOSI	43	GPIO6
2	SGN3	16	V12I_RTC	30	V12I	44	GPIO10
3	GND_A_PLL	17	V12I	31	SPI_CSN0	45	VDDIO
4	V12I_PLL	18	RTCOSCI	32	SPI_CSN1	46	NC
5	V12I_PLL	19	RTCOSCO	33	SDA	47	GND
6	V12I	20	V12I_RTC	34	BOOT_SEL	48	GND
7	VDDIO	21	V12O_DCDC	35	VDDIO	49	GND
8	RSTN	22	V33I_DCDC	36	V12I	50	GND
9	GPIO12	23	SW_DCDC	37	GPIO0	51	CLK1
10	GPIO13	24	GPIO1	38	RXD1	52	SGN1
11	SPI_CLK	25	GPIO2	39	PWM	53	MAG1
12	SCL	26	GPIO3	40	TXD1	54	VDDIFINT
13	V12O_LDO	27	GPIO14	41	GPIO7	55	V12I
14	V33I_LDO	28	SPI_MISO	42	GPIO16	56	CLK3

Center pad on bottom of the chip is digital ground of the entire chip; other GND pins are unused functions grounded.

SIGNAL DESCRIPTION

Table-2 Venus822A Signal Description

Signals	Type	Description
Supply		
VDDIO	Power	I/O supply voltage input, 3.3V
V12I_RTC	Power	1.2V backup voltage input
V12I_PLL	Power	1.2V PLL voltage input
V33I_LDO	Power	3.3V supply input to the 1.2V LDO regulator Voltage input range 2.5V ~ 3.6V, DC current ~30uA
V12O_LDO	Power	Regulated output of the 1.2V LDO regulator, max current 24mA. Must not use it to drive baseband core V12I input
V33I_DCDC	Power	3.3V supply input to the 1.2V switching regulator Voltage input range 3.0V ~ 3.6V
V12O_DCDC	Power	Regulated output of the 1.2V switching regulator, max current 100mA
SW_DCDC	Power	Switch pin, connect to inductor
V12I	Power	1.2V core voltage supply input
VDDIFINT	Power	I/O supply voltage input for RFIC interface (CLK, SGN, MAG), 1.8V or 3.3V
CPU Interface		
GPIO0	Bidir	General purpose I/O #0, 3.3V I/O Alternative function position fix status LED indicator
GPIO1	Bidir	General purpose I/O #1, 3.3V I/O Alternative function is UART RXD2
GPIO2	Bidir	General purpose I/O #2, 3.3V I/O Alternative function is UART TXD2
GPIO3	Bidir	General purpose I/O #3, 3.3V I/O Alternative function is P1PPS
GPIO6	Bidir	General purpose I/O #6, 3.3V I/O
GPIO7	Bidir	General purpose I/O #7, 3.3V I/O
GPIO10	Bidir	General purpose I/O #10, 3.3V I/O
GPIO12	Bidir	General purpose I/O #12, 3.3V I/O
GPIO13	Bidir	General purpose I/O #13, 3.3V I/O
GPIO14	Bidir	General purpose I/O #14, 3.3V I/O
GPIO16	Bidir	General purpose I/O #16, 3.3V I/O
RXD1	Input	UART input, 3.3V I/O
TXD1	Output	UART output, 3.3V I/O
SCL	Bidir	General purpose I/O #4, 3.3V I/O Alternative function is I2C clock
SDA	Bidir	General purpose I/O #5, 3.3V I/O Alternative function is I2C data
SPI_CSN1	Bidir	General purpose I/O #22, 3.3V I/O Alternative function is SPI master chip select #1
SPI_CSN0	Bidir	General purpose I/O #28, 3.3V I/O Alternative function is SPI master chip select #0
SPI_MOSI	Bidir	General purpose I/O #30, 3.3V I/O Alternative function is SPI master data out
SPI_MISO	Bidir	General purpose I/O #31, 3.3V I/O Alternative function is SPI master data in
SPI_CLK	Bidir	General purpose I/O #29, 3.3V I/O Alternative function is SPI master clock
PWM	Bidir	General purpose I/O #20, 3.3V I/O Alternative function is PWM
RF Front-End Interface		
CLK1	Input	RFIC GPS reference clock input, 1.8V or 3.3V I/O depending on VDDIFINT

SGN1	Input	RFIC GPS sign input, 1.8V or 3.3V I/O depending on VDDIFINT
MAG1	Input	RFIC GPS magnitude input, 1.8V or 3.3V I/O depending on VDDIFINT
CLK3	Input	RFIC Beidou or GLONASS reference clock input 1.8V or 3.3V I/O depending on VDDIFINT
SGN3	Input	RFIC Beidou or GLONASS sign input 1.8V or 3.3V I/O depending on VDDIFINT
MAG3	Input	RFIC Beidou or GLONASS magnitude input 1.8V or 3.3V I/O depending on VDDIFINT
RTC Interface		
RTCOSCI	Input	RTC crystal oscillator input
RTCOSCO	Output	RTC crystal oscillator output
Reset		
RSTN	Input	Active low reset Input, 3.3V I/O
Misc		
BOOT_SEL	Input	Tie to VDDIO to run from internal Flash. Tie to ground or leave NC to run from internal ROM. When running from internal ROM, GPIO[5:4] setting at end of power on reset determines NMEA UART transmission baud rate. 2'b01: 4800 baud 2'b00: 9600 baud 2'b10: 38400 baud 2'b11: 115200 baud

EXTERNAL CONNECTION FOR A WORKING SYSTEM




Figure-5 Minimal System for Venus822A GPS/Beidou or GPS/GLONASS Receiver

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min.	Max.	Unit
Operating Temperature		-40	+85	°C
Storage Temperature		-40	+150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Minimum	Typical	Maximum	Units
Core Supply Voltage	V12I	1.08	1.2	1.32	Volt
RTC Supply Voltage	V12I_RTC	1.08	1.2	1.32	Volt
PLL Supply Voltage	V12I_PLL	1.08	1.2	1.32	Volt
Supply Voltage for I/O Interface at 3.3V	VDDIO, VDDIFINT	2.97	3.3	3.63	Volt
Supply Voltage for I/O Interface at 1.8V	VDDIFINT	1.62	1.8	1.98	Volt
Junction Operating Temperature	Tj	-40	25	125	°C

DC CHARACTERISTICS OF I/O INTERFACE AT 3.3V

Parameter	Symbol	Min.	Typ.	Max.	Condition	Units
Input Low Voltage	V _{IL}	-0.3		0.8	LVTTL	Volt
Input High Voltage	V _{IH}	2.0		VDDIO+0.3 VDDIFINT+0.3	LVTTL	Volt
Output Low Voltage, I _{ol} = 4mA	V _{OL}			0.4		Volt
Output High Voltage, I _{oh} = 4mA	V _{OH}	2.4				Volt
Input Pull-Up Resistance	R _{PU}	33	41	62		K-Ohm
Input Pull-Down Resistance	R _{PD}	33	42	68		K-Ohm
Input Leakage Current	I _{IN}			+/-10		uA


DC CHARACTERISTICS OF I/O INTERFACE AT 1.8V

Parameter	Symbol	Min.	Typ.	Max.	Condition	Units
Input Low Voltage	V _{IL}	-0.3		0.35*VDDIO 0.35*VDDIFINT	LVTTL	Volt
Input High Voltage	V _{IH}	0.55*VDDIO 0.55*VDDIFINT		VDDIO+0.3 VDDIFINT+0.3	LVTTL	Volt
Output Low Voltage, I _{ol} = 4mA	V _{OL}			0.45		Volt
Output High Voltage, I _{oh} = 4mA	V _{OH}	VDDIO-0.45 VDDIFINT-0.45				Volt
Input Pull-Up Resistance	R _{PU}	67	93	152		K-Ohm
Input Pull-Down Resistance	R _{PD}	64	92	170		K-Ohm
Input Leakage Current	I _{IN}			+/-10		uA

AC CHARACTERISTICS


Reset Timing

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Reset duration	T1	10			CLK







CLK Timing

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Fall Time	T2		4.5		ns
Rise Time	T3		4.5		ns
Clock Pulse Width Low	T4	12			ns
Clock Pulse Width High	T5	12			ns
Clock Period	T6	25			ns



MECHANICAL SPECIFICATIONS



SYMBOLS	MIN.	NOM.	MAX.
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A2	0.65 REF.		
A3	0.203 REF.		
b	0.15	0.20	0.25
D	6.90	7.00	7.10
E	6.90	7.00	7.10
D1	6.65	6.75	6.85
E1	6.65	6.75	6.85
e	0.40 BSC		
L	0.30	0.40	0.50
θ°	0	—	12
R	0.075	—	—
K	0.20	—	—
aaa	—	—	0.10
bbb	—	—	0.07
ccc	—	—	0.10
ddd	—	—	0.05
eee	—	—	0.08
fff	—	—	0.10

UNIT : mm


	D2			E2		
PAD SIZE	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
161X193MIL	3.75	3.90	4.05	4.55	4.70	4.85
213X213MIL	5.00	5.20	5.40	5.00	5.20	5.40

UNIT : mm

NOTES :

- JEDEC : MO-220 REV.K(VKKE)
- DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (0.012 INCHES MAXIMUM).
- DIMENSION "b" APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.2 AND 0.25mm FROM TERMINAL TIP.
- THE PIN #1 IDENTIFIER MUST BE PLACED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
- THE PIN #1 IDENTIFIER EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
- DIMENSION "A1" APPLIED ONLY TO TERMINALS.
- EXACT SHAPE OF EACH CORNER IS OPTIONAL.

MARKING INFORMATION



1320: date code

GK: internal code

RECOMMENDED REFLOW PROFILE FOR LEAD-FREE SOLDER PASTE

Follow: IPC/JEDEC J-STD-020 C

Condition:

Average ramp-up rate (217°C to peak): 1~2°C/sec max.

Preheat : 150~200°C 、 60~180 seconds

Temperature maintained above 217°C : 60~150 seconds


Time within 5°C of actual peak temperature: 20 ~ 40 sec.

Peak temperature : 260+0/-5°C

Ramp-down rate : 3°C/sec. max.

Time 25°C to peak temperature : 8 minutes max.

Cycle interval : 5 minutes



ORDERING INFORMATION

Part Number	Description
Venus822A	GNSS Baseband, 56 pin, QFN, Flash version

SkyTraq Technology, Inc.
4F, No.26, Minsiang Street, Hsinchu, Taiwan, 300
Phone: +886 3 5678650
Fax: +886 3 5678680
Email: info@skytraq.com.tw

© 2014 SkyTraq Technology Inc. All rights reserved.

Not to be reproduced in whole or part for any purpose without written permission of SkyTraq Technology Inc ("SkyTraq"). Information provided by SkyTraq is believed to be accurate and reliable. These materials are provided by SkyTraq as a service to its customers and may be used for informational purposes only. SkyTraq assumes no responsibility for errors or omissions in these materials, nor for its use. SkyTraq reserves the right to change specification at any time without notice.

These materials are provided "as is" without warranty of any kind, either expressed or implied, relating to sale and/or use of SkyTraq products including liability or warranties relating to fitness for a particular purpose, consequential or incidental damages, merchantability, or infringement of any patent, copyright or other intellectual property right. SkyTraq further does not warrant the accuracy or completeness of the information, text, graphics or other items contained within these materials. SkyTraq shall not be liable for any special, indirect, incidental, or consequential damages, including without limitation, lost revenues or lost profits, which may result from the use of these materials.

SkyTraq products are not intended for use in medical, life-support devices, or applications involving potential risk of death, personal injury, or severe property damage in case of failure of the product.

Change Log

Version 0.2, March 28, 2014

1. Updated figure-1, figure-5 RF interface signal names

Version 0.1, March 10, 2014

1. Initial release