INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC24 1999 Aug 05



16-bit D-type transparent latch with 30 Ω series74LVC162373A;termination resistors; 5 V input/output tolerant; 3-state74LVCH162373A

FEATURES

- ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V
- 5 V tolerant input/output for interfacing with 5 V logic
- Wide supply voltage range of 1.2 to 3.6 V
- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- MULTIBYTE™ flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bus hold (74LVCH162373A only)
- High impedance when $V_{CC} = 0$
- Power off disables outputs, permitting live insertion.

FUNCTION TABLE (per section of eight bits)

INPUTS OUTPUTS INTERNAL **OPERATION MODES** LATCHES OE LE Dn Q₀ to Q₇ L н L L L Enable and read register (transparent mode) L Н Н Н Н L L I L L Latch and read register L L h н Н Ζ Н L I L Latch register and disable outputs Н Ζ h н L

Note

- 1. H = HIGH voltage level;
 - h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;
 - L = LOW voltage level;
 - I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;
 - Z = high-impedance OFF-state.

DESCRIPTION

The 74LVC(H)162373A is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. One latch enable (LE) input and one output enable (\overline{OE}) are provide for each octal. Inputs can be driven from either 3.3 or 5 V devices. In 3-state operation, outputs can handle 5 V. These features allow the use of these devices in a mixed 3.3 and 5 V environment.

The 74LVC(H)162373 consists of 2 sections of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the D_n inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When \overline{OE} is LOW, the contents of the eight latches are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high-impedance OFF-state. Operation of the \overline{OE} input does not affect the state off latches.

The 74LVCH162373A bus hold data inputs eliminates the need for external pull up resistors to hold unused inputs.

The 74LVC(H)162373A is designed with 30 Ω series termination resistors in both HIGH and LOW output stages to reduce line noise.

74LVC162373A; 74LVCH162373A

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = $t_f \le$ 2.5 ns.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay	$C_{L} = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$		
	D _n to Q _n		3.2	ns
	LE to Q _n		3.5	ns
CI	input capacitance		5.0	pF
C _{PD}	power dissipation capacitance per latch	V _{CC} = 3.3 V; note 1	26.0	pF

Note

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 $\Sigma~(C_L \times V_{CC}{}^2 \times f_o)$ = sum of outputs;

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in Volts.

ORDERING INFORMATION

OUTSIDE NORTH		PACKAGE						
AMERICA	NORTH AMERICA	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE		
74LVC162373ADL	VC162373A DL	–40 to +85 °C	48	SSOP	plastic	SOT370-1		
74LVC162373ADGG	VC162373A DGG		48	TSSOP	plastic	SOT362-1		
74LVCH162373ADL	VCH162373A DL		48	SSOP	plastic	SOT370-1		
74LVCH162373ADGG	VCH162373A DGG		48	TSSOP	plastic	SOT362-1		

PINNING

PIN	SYMBOL	DESCRIPTION
1	1 0E	output enable input (active LOW)
2, 3, 5, 6, 8, 9, 11, 12	1Q ₀ to 1Q ₇	data inputs/outputs
4, 10, 15, 21, 28, 34, 39, 45	GND	ground (0 V)
7, 18, 31, 42	V _{CC}	DC supply voltage
13, 14, 16, 17, 19, 20, 22, 23	2Q ₀ to 2Q ₇	data inputs/outputs
24	2 0E	output enable input (active LOW)
25	2LE	latch enable input (active HIGH)
36, 35, 33, 32, 30, 29, 27, 26	2D ₀ to 2D ₇	data inputs
47, 46, 44, 43, 41, 40, 38, 37	1D ₀ to 1D ₇	data inputs
48	1LE	latch enable input (active HIGH)



74LVC162373A; 74LVCH162373A





74LVC162373A; 74LVCH162373A

RECOMMENDED OPERATING CONDITIONS

SYMBOL			L		
	PARAMETER	CONDITIONS	MIN.	MAX.	
V _{CC}	DC supply voltage				
	for max. speed performance		2.7	3.6	V
	for low-voltage applications		1.2	3.6	V
VI	DC input voltage range		0	5.5	V
Vo	DC output voltage range				
	output HIGH or LOW state		0	V _{CC}	V
	3-state		0	5.5	V
T _{amb}	operating ambient temperature	see DC and AC characteristics per device	-40	+85	°C
t _r , t _f	input rise and fall times	V _{CC} = 1.2 to 2.7 V	0	20	ns/V
		V _{CC} = 2.7 to 3.6 V	0	10	ns/V

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	DC supply voltage		-0.5	+6.5	V
I _{IK}	DC input diode current	V ₁ < 0	-	-50	mA
VI	DC input voltage	note 1	-0.5	+5.5	V
I _{ОК}	DC output diode current	$V_{\rm O} > V_{\rm CC}$ or $V_{\rm O} < 0$	-	±50	mA
Vo	DC output voltage				
	output HIGH or LOW	note 1	-0.5	V _{CC} + 0.5	V
	output 3-state	note 1	-0.5	+6.5	V
I _O	DC output diode current	$V_{O} = 0$ to V_{CC}	-	±50	mA
I _{CC} , I _{GND}	DC V _{CC} or GND current		_	±100	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	power dissipation plastic shrink mini-pack (SSOP and TSSOP)	above 60 °C derate linearly with 5.5 mW/K	-	500	mW

Note

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

74LVC162373A; 74LVCH162373A

DC CHARACTERISTICS

Over recommended operating conditions; voltage are referenced to GND (ground = 0 V).

		TEST CONDITION	T _{amb} (°C)				
SYMBOL	PARAMETER	071155	V _{cc} (V)	-40 to +85			UNIT
		OTHER		MIN.	TYP. ⁽¹⁾	MAX.	1
V _{IH}	HIGH-level input voltage		1.2	V _{CC}	-	-	V
			2.7 to 3.6	2.0	-	-	
V _{IL}	LOW-level input voltage		1.2	_	-	GND	V
			2.7 to 3.6	-	-	0.8	
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}; I_{O} = -6 \text{ mA}$	2.7	V _{CC} – 0.5	-	-	V
		$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = -100 \ \mu\text{A}$	3.0	V _{CC} – 0.2	V _{CC}	-	
		$V_{I} = V_{IH} \text{ or } V_{IL}; I_{O} = -12 \text{ mA}$	3.0	V _{CC} – 0.8	-	-	
V _{OL}	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}; I_O = 6 \text{ mA}$	2.7	_	-	0.40	V
		$V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \ \mu A$	3.0	_	-	0.20	
		$V_{I} = V_{IH} \text{ or } V_{IL}; I_{O} = 12 \text{ mA}$	3.0	_	-	0.55	1
I _I	input leakage current	V _I = 5.5 V or GND; note 2	3.6	_	±0.1	±5	μA
I _{OZ}	3-state output OFF-state current	$V_{I} = V_{IH} \text{ or } V_{IL};$ $V_{O} = 5.5 \text{ V or GND}$	3.6	_	0.1	±5	μA
l _{off}	power off leakage supply	$V_{\rm I}$ or $V_{\rm O}$ = 5.5 V	0.0	_	0.1	±10	μA
I _{CC}	quiescent supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$	3.6	-	0.1	20	μA
ΔI_{CC}	additional quiescent supply current per control pin	$V_{I} = V_{CC} - 0.6 V; I_{O} = 0$	2.7 to 3.6	-	5	500	μA
I _{BHL}	bus hold LOW sustaining current	$V_1 = 0.8 V$; notes 3, 4 and 5	3.0	75	-	-	μA
I _{BHH}	bus hold HIGH sustaining current	V _I = 2.0 V; notes 3, 4 and 5	3.0	-75	-	-	μA
I _{BHLO}	bus hold LOW overdrive current	$V_{I} = 0.8 V$; notes 3, 4 and 6	3.6	500	-	-	μA
I _{BHHO}	bus hold HIGH overdrive current	$V_{I} = 0.8 V$; notes 3, 4 and 6	3.6	-500	-	-	μA

Notes

1. All typical values are at V_{CC} = 3.3 V and T_{amb} = 25 °C.

2. For bus hold parts, the bus hold circuit is switched off when V_I exceeds V_{CC} allowing 5.5 V on the input terminal.

- 3. Valid for data inputs of bus hold parts (LVCH162373-A) only.
- 4. For data inputs only, control inputs do not have a bus hold circuit.
- 5. The specified sustaining current at the data input holds the input below the specified V_I level.
- 6. The specified overdrive current at the data input forces the data input to the opposite logic input state.

74LVC162373A; 74LVCH162373A

AC CHARACTERISTICS

GND = 0 V; t_{f} = t_{f} \leq 2.5 ns; T_{amb} = –40 to +85 $^{\circ}C.$

		WAVEFORMS	LIMITS					
SYMBOL	PARAMETER		V _{CC} = 3.3 V ±0.3 V			V _{CC} = 2.7 V		
			MIN.	TYP. ⁽¹⁾	MAX.	MIN.	MAX.	
t _{PHL} /t _{PLH}	propagation delay							
	nD _n to nQ _n	see Figs 6 and 10	1.5	3.3	5.4	1.5	6.4	ns
	nLE to nQ _n	see Figs 7 and 10	1.5	3.5	5.8	1.5	6.8	ns
t _{PZH} /t _{PZL}	3-state output enable time $n\overline{OE}$ to nQ_n	see Figs 9 and 10	1.5	4.0	7.3	1.5	8.3	ns
t _{PHZ} /t _{PLZ}	3-state output disable time $n\overline{OE}$ to nQ_n	see Figs 9 and 10	1.5	3.4	4.8	1.5	5.8	ns
t _W	nLE pulse width HIGH	see Fig.7	4.0	2.0	-	3	-	ns
t _{su}	set-up time nD _n to nLE	see Fig.8	+2.0	-0.1	-	1.7	-	ns
t _h	hold time nD _n to nLE	see Fig.8	1.5	0.1	-	1.2	-	ns

Note

1. Typical values at V_{CC} = 3.3 V and T_{amb} = 25 °C.

74LVC162373A; 74LVCH162373A

AC WAVEFORMS









16-bit D-type transparent latch with 30 Ω series 74LVC162373A; termination resistors; 5 V input/output tolerant; 3-state 74LVCH162373A - 2 × V_{CC} - open v_{CC} R_L 500 Ω PULSE D.U.T GENERATOR R_L C_L 50 pF 500 Ω MNA296 Definitions for test circuit: TEST S_1 R_L = Load resistor; see Chapter "AC characteristics". V_{CC} VI t_{PLH}/t_{PHL} open C_{L} = Load capacitance including jig and probe capacitance (see Chapter "AC characteristics"). <2.7 V V_{CC} t_{PLZ}/t_{PZL} $2 \times V_{\text{CC}}$ R_T = Termination resistance should be equal to the output 2.7 - 3.6 V 2.7 V GND t_{PHZ}/t_{PZH} impedance Z_o of the pulse generator. Fig.10 Load circuitry for switching times.

95-02-04

16-bit D-type transparent latch with 30 Ω series termination resistors; 5 V input/output tolerant; 3-state

74LVC162373A; 74LVCH162373A

PACKAGE OUTLINES

SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



74LVC162373A; 74LVCH162373A



16-bit D-type transparent latch with 30 Ω series74LVC162373A;termination resistors; 5 V input/output tolerant; 3-state74LVCH162373A

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300 \,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

74LVC162373A; 74LVCH162373A

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD			
FACKAGE	WAVE	REFLOW ⁽¹⁾		
BGA, SQFP	not suitable	suitable		
HLQFP, HSQFP, HSOP, SMS	not suitable ⁽²⁾	suitable		
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable		
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable		

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

DEFINITIONS

This data sheet contains target or goal specifications for product development.
This data sheet contains preliminary data; supplementary data may be published later.
This data sheet contains final product specifications.

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Tel. +31 40 27 82785, Fax. +31 40 27 88399 Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Tel. +64 9 849 4160, Fax. +64 9 849 7811 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Norway: Box 1, Manglerud 0612, OSLO, Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838. Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 1999

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

245004/01/pp16

Date of release: 1999 Aug 05

Document order number: 9397 750 05974

SCA 67

Let's make things better.



Tel. +381 11 62 5344, Fax.+381 11 63 5777





Internet: http://www.semiconductors.philips.com