



- □ Tentative Specification
- □ Preliminary Specification
- Approval Specification

MODEL NO.: V650DK1 SUFFIX: LS1

Customer:						
APPROVED BY	SIGNATURE					
Name / Title						
Note						
暗態漏光:常溫≦0.4 nit;高溫≦	≦1 nits (條件 40°C/60%溼度/with LD)					
Please return 1 copy for your confirmation with your signature and comments.						

Approved By	Checked By	Prepared By
Chao-Chun Chung	Perry Lin	FS Tsai





CONTENTS

CONTENTS	2
REVISION HISTORY	4
GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURES	5
1.3 APPLICATION	
1.4 GENERAL SPECIFICATIONS	
1.5 MECHANICAL SPECIFICATIONS	7
2. ABSOLUTE MAXIMUM RATINGS	
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	
2.2 PACKAGE STORAGE	9
2.3 ELECTRICAL ABSOLUTE RATINGS	
2.3.1 TFT LCD MODULE	
2.3.2 BACKLIGHT CONVERTER UNIT	9
3. ELECTRICAL CHARACTERISTICS	10
3.1 TFT LCD MODULE	10
3.2 BACKLIGHT UNIT	13
4. BLOCK DIAGRAM OF INTERFACE	19
4.1 TFT LCD MODULE	19
5 .INPUT TERMINAL PIN ASSIGNMENT	20
5.1 TFT LCD MODULE	20
5.2 BACKLIGHT UNIT	27
5.3 CONVERTER UNIT	28
5.4 LVDS INTERFACE	30
5.5 COLOR DATA INPUT ASSIGNMENT	31
6. INTERFACE TIMING	32
6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 ± 2 °C)	32
6.2 POWER ON/OFF SEQUENCE	38
7. OPTICAL CHARACTERISTICS	40
Version 0.0	0 / 00 0010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





7.1 TEST CONDITIONS	40
7.2 OPTICAL SPECIFICATIONS	41
8. PRECAUTIONS	47
8.1 ASSEMBLY AND HANDLING PRECAUTIONS	47
8.2 SAFETY PRECAUTIONS	
8.3 SAFETY STANDARDS	48
9. DEFINITION OF LABELS	49
9.1 CMI MODULE LABEL	49
10. PACKAGING	50
10.1 PACKAGING SPECIFICATIONS	
10.2 PACKAGING METHOD	50
11 MECHANICAL CHARACTERISTIC	FC





			REVISIO	ON HISTORY
Version	Date	Page (New)	Section	Description
Ver. 0.0	May. 25,2012	All	All	The tentative specification was been released.
Ver. 1.0	Aug. 07,2012	All	All	The Preliminary specification was been released.
Ver. 1.1	Sep. 04,2012	P5	1.2	Modify FEATURES
		P10	3.1	Modify TFT LCD MODULE, Note (1) (2)
		P11		Modify Note (3) (4)
		P12		Modify Note (5)
		P32	6.1	Modify INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 ± 2 oC)
		P32	6.1.1	
		P33	6.1.2	Modify Input Timing SPEC for FHD, Frame Rate = 100Hz
				Modify Input Timing SPEC for FHD, Frame Rate = 120Hz
		P34	6.1.3	Modify Input Timing SPEC for QFHD, Frame Rate = 24Hz
		P35	6.1.4	Modify Input Timing SPEC for QFHD, Frame Rate = 30Hz
		P38	6.2	Modify POWER ON/OFF SEQUENCE
		P39	7.4	Modify Note (1) (2) (3) (4) (5) (6)
		P40 P41	7.1	Modify TEST CONDITIONS
Ver. 2.0	Oct. 08,2012		7.2 All	Modify Color Chromaticity The Approval specification was been released.

Version 2.0 Date : Oct. 08 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





GENERAL DESCRIPTION

1.1 OVERVIEW

V650DK1-LS1 is a 64.5" TFT Liquid Crystal Display module with LED Backlight unit and 4ch LVDS interface. This module supports 3840 x 2160 Quad Full HDTV format and can display true 1.07G colors (10-bits color). The driving board module for backlight is built-in.

1.2 FEATURES

- High brightness (400 nits)
- High contrast ratio (5000:1)
- Fast response time (Gray to Gray typical : 6.5 ms)
- High color saturation (NTSC 72%)
- Quad Full HDTV (3840 x 2160 pixels) resolution, true HDTV format
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 120Hz frame rate
- Viewing Angle: 176(H)/176(V) (CR>20)
- Ultra wide viewing angle: Super MVA technology
- RoHs compliance
- $-\,$ T-con input frame rate: FHD 100/120Hz or QFHD 24/30Hz,

output frame rate: QFHD 100/120Hz or QFHD 48Hz/60Hz

1.3 APPLICATION

- Standard Living Room TVs
- Public Display Application
- Home Theater Application
- MFM Application

1.4 GENERAL SPECIFICATIONS


Item	Specification	Unit	Note
Active Area	1428.48 (H) x 803.52 (V) (64.5" diagonal)	mm	(1)
Bezel Opening Area	1435.48(H) x 810.52(V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	3840 x R.G.B. x 2160	pixel	-
Pixel Pitch(Sub Pixel)	0.124 (H) x 0.372 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	1.07G colors (8-bit+FRC)	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-glare type (Haze 1%) and Hardness:3H	-	(2)
Rotation Function	achievable		(3)
Display Orientation	Signal input with "CMI"		(3)


Note (1) Please refer to the attached drawings in chapter 11 for more information about the front and back outlines.



Note (2) Please refer sec 3.1 and 3.2 for more information of power consumption

Note (3) The spec. of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.







1.5 MECHANICAL SPECIFICATIONS

	Item	Min. Typ.		Max.	Unit	Note
	Horizontal (H)	1448.7	1450.5	1452.3	mm	(1)
Module Size	Vertical (V)	827	828.5	830	mm	(1)
INIOGUIE SIZE	Depth (D)	28.8	29.8	30.8	mm	(2)
	Depth (D)	16.8	17.8	18.8	mm	(3)
Weight		-	24500			-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module depth is between bezel to T-CON cover.

Note (3) Module depth is between bezel to converter cover.





2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	alue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	35	G	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	ı	1.0	G	(4), (5)	


Note (1) Temperature and relative humidity range is shown in the figure below.


- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.

Note (2) Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.

- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 30 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.









2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 $^{\circ}$ C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Power Supply Voltage	V _{CC}	-0.3	13.5	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	3.6	V	(1)	

2.3.2 BACKLIGHT CONVERTER UNIT

Item	Symbol	Test Condition	Min.	Type	Max.	Unit	Note
Light Bar Voltage	V_W	Ta = 25 ℃	-		60	V_{RMS}	3D Mode
Converter Input Voltage	V_{BL}	-	0	-	30	V	
Control Signal Level	-	-	-0.3	-	6	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and External PWM Control.





Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$


Doromotor				Value				
	Param	eter	Symbol	Min.	Тур.	Max.	Unit	Note
Power Supply Voltage		V _{CC}	10.8	12	13.2	V	(1)	
Rush Curre	ent		I _{RUSH}	_	_	4.76	Α	(2)
		White Pattern	P _T	_	12.48	14.76	W	
OFHD 120 Power Con	·	Horizontal Stripe	P _T	_	30.6	36.6	W	
rowei Con	isumption	Black Pattern	P _T	_	12.72	14.88	W	
		White Pattern	_	_	1.04	1.23	Α	
OFHD 120 Power Sun	Hz Output oply Current	Horizontal Stripe	_	_	2.55	3.05	Α	
i owei oup	pry Current	Black Pattern	_	-	1.06	1.24	Α	
		White Pattern	P _T		10.8	12.84	W	(3)
QFHD 60H	•	Horizontal Stripe	P _T	F	23.04	34.56	W	
Power Consumption		Black Pattern	P _T		10.92	13.2	W	
		White Pattern		_	0.9	1.07	Α	
QFHD 60H	z Output ply Current	Horizontal Stripe	_	_	1.92	2.88	Α	
rowei Sup	ply Current	Black Pattern	_	_	0.91	1.1	Α	
	Differential In Threshold Vo		V_{LVTH}	+100	_	+300	mV	
	Differential In Threshold Vo	nput Low	V _{LVTL}	-300	_	-100	mV	
LVDS	Common Inp		V_{CM}	1.0	1.2	1.4	V	(4)
interface	Differential ir (single-end)	put voltage	V _{ID}	200	_	600	mV	
Terminating		Resistor	R _T	_	100	_	ohm	
CMOS	Input High T	hreshold Voltage	V _{IH}	2.7	_	3.3	V	
interface	Input Low Th	reshold Voltage	V _{IL}	0	_	0.7	V	

Note (1) The module should be always operated within the above ranges.


Note (2) The ripple voltage should be controlled under 10% of Vcc (Typ.):








Note (4) The specified power supply current is under the conditions at Vcc = 12 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, fv = 60/120 Hz whereas a power dissipation check pattern below is displayed.







Note (5) The LVDS input characteristics are as follows :







Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

3.2 BACKLIGHT UNIT

3.2.1 LED LIGHT BARCHARACTERISTICS

The backlight unit contains 4 pcs LED light bar, and each light bar has 32 string LED

Parameter	Symbol		Value	Unit	Note		
Parameter	Symbol	Min.	Тур.	Max.	Offic	Note	
One String Current	I _{L(2D)}	112.8	120	127.2	mA	(1)	
One String Current	I _{L(3D)}	-	450	-	mApeak	3D ENA=ON	
One String Voltage	V _W	33.78	-	38.76	V_{DC}	I _L =120mA	
One String Voltage Variation	$\triangle V_W$	-	-	2	V		
Life time	-	30,000	-	-	Hrs	(2)	

Note (1) Dimming Ratio=100%

Note (2) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value, Operating condition: Continuous operating at Ta = 25±2 $^{\circ}$ C, IL =120mA

3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)


Devementor	Currente el		Value	Unit		Note	
Parameter	Symbol	Min.	Min. Typ. Max.		Unit		
Dower Consumption	P _{BL(2D)}	- (155.9	172.29	W	(1), (2) IL = 120 mA	
Power Consumption	P _{BL(3D)}		145.54	177.88	W	(1), (2) IL=450mApeak.	
Converter Input Voltage	VBL	22.8	24.0	25.2	VDC		
Converter Input Current	I _{BL(2D)}	-	6.5	7.18	А	Non Dimming	
	I _{BL(3D)}	_	6.07	7.41	А		
	I _{R(2D)}	-	1	10.11	Apeak	V _{BL} =22.8V,(IL=typ.) (3), (6)	
Input Inrush Current	I _{R(3D)}	-	-	16.78		V _{BL} =22.8V,(IL=450m Apeak.) (3), (6)	
Dimming Frequency	FB	170	180	190	Hz	(5)	
Minimum Duty Ratio	DMIN	5	-	100	%	(4), (5)	

Note (1) The power supply capacity should be higher than the total converter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when converter dimming.



- Note (2) The measurement condition of Max. value is based on 65" backlight unit under input voltage 24V, average LED current 127.2 mA at 2D Mode (LED current 477 mA_{peak} at 3D Mode) and lighting 1 hour later.
- Note (3) For input inrush current measure, the VBL rising time from 10% to 90% is about 30ms.
- Note (4) EPWM signal have to input available duty range. Between 97% and 100% duty (DDR) have to be avoided. (97% < DDR < 100%) But 100% duty(DDR) is possible. 5% duty (DDR) is only valid for electrical operation.
- Note (5) FB and DDR are available only at 2D Mode.
- Note (6) Below diagram is only for power supply design reference.

 $Test\ Condition:\ VBL=22.8V, IL=120mA\ at\ 2D\ Mode\ /\ IL=(450)mApeak\ at\ 3D\ Mode.$





Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

3.2.3 CONVERTER INTERFACE CHARACTERISTICS

Parameter		Cy made al	Test		Value		11-:4	Note	
		Symbol	Condition	Min.	Тур.	Max.	Unit	INC	ote
On/Off Control Voltage	ON	VBLON	_	2.0	_	5.0	V		
On/On Control voltage	OFF	VBLOIN	_	0	_	0.8	V		
External PWM Control	НІ		_	2.0	_	5.25	V	Duty on	(E) (G)
Voltage	LO	VEPWM	_	0	_	0.8	V	Duty off	(5), (6)
External PWM Frequency		F _{EPWM}	-	150	160	170	Hz	Norma	
Error Signal		ERR	Н	ı	_			Abnorma colle Norma	ector I: GND
VBL Rising Time		Tr1	_	20	-		ms	10%-9	0%V _{BL}
Control Signal Rising Ti	me	Tr	-			100	ms		
Control Signal Falling Ti	me	Tf	-	1-	_	100	ms		
PWM Signal Rising Tim	е	TPWMR	-()		_	50	us	(6	:\
PWM Signal Falling Time		TPWMF			_	50	us	(6))
Input Impedance		Rin		1			МΩ	EPWM	BLON
PWM Delay Time		TPWM	_	100	_		ms	(6	5)
DI ON Dalay Time		T _{on}		300	_		ms		
BLON Delay Time		T _{on1}	_	300	_	_	ms		
BLON Off Time	M	Toff	_	300	_	_	ms		

- Note (1) The dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the Fig.1. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: $V_{BL} \rightarrow PWM \text{ signal} \rightarrow BLON$

Turn OFF sequence: BLOFF \rightarrow PWM signal \rightarrow V_{BL}

Note (4) When converter protective function is triggered, ERR will output open collector status. Please refers to Fig.2.

Note (5) The EPWM interface that inserts a pull up resistor to 5V in max duty (100%), please refers to Fig.3.





Note (6) EPWM is available only at 2D Mode.

Note (7) EPWM signal have to input available frequency range.

Note (8): [Recommend] EPWM duty ratio is set at 100% (Max. Brightness) in 3D Mode






Fig. 1




Fig. 2








Fig. 3






Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE







5 .INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

CNF1 Connector pin assignment: (WF23-400-513C (FCN) or equivalent)

Pin	Name	Description	Note	
1	N.C.	No Connection	(1)	
2	SCL	I2C Clock (for mode selection & function setting)		
3	SDA	I2C Data (for mode selection & function setting)		
4	N.C.	No Connection	(1)	
5	L/R_O	Output signal for Left Right Glasses control	(2)	
6	N.C.	No Connection	(1)	
7	SELLVDS	Input signal for LVDS Data Format Selection	(3)(9)	
8	N.C.	No Connection		
9	N.C.	No Connection	(1)	
10	N.C.	No Connection		
11	GND	Ground		
12	CH1[0]-	First pixel Negative LVDS differential data input. Pair 0		
13	CH1[0]+	First pixel Positive LVDS differential data input. Pair 0		
14	CH1[1]-	First pixel Negative LVDS differential data input. Pair 1	(4)	
15	CH1[1]+	First pixel Positive LVDS differential data input. Pair 1	(4)	
16	CH1[2]-	First pixel Negative LVDS differential data input. Pair 2		
17	CH1[2]+	First pixel Positive LVDS differential data input. Pair 2		
18	GND	Ground		
19	CH1CLK-	First pixel Negative LVDS differential clock input.	(4)	
20	CH1CLK+	First pixel Positive LVDS differential clock input.	(4)	
21	GND	Ground		
22	CH1[3]-	First pixel Negative LVDS differential data input. Pair 3		
23	CH1[3]+	First pixel Positive LVDS differential data input. Pair 3	(4)	
24	CH1[4]-	First pixel Negative LVDS differential data input. Pair 4	(4)	
25	CH1[4]+	First pixel Positive LVDS differential data input. Pair 4		
26	2D/3D	Input signal for 2D/3D Mode Selection	(5)(10)	
27	L/R	Input signal for Left Right eye frame synchronous	(6)	
28	CH2[0]-	Second pixel Negative LVDS differential data input. Pair 0	(4)	





29	CH2[0]+	Second pixel Positive LVDS differential data input. Pair 0			
30	CH2[1]-	Second pixel Negative LVDS differential data input. Pair 1			
31	CH2[1]+	Second pixel Positive LVDS differential data input. Pair 1			
32	CH2[2]-	cond pixel Negative LVDS differential data input. Pair 2			
33	CH2[2]+	cond pixel Positive LVDS differential data input. Pair 2			
34	GND	Ground			
35	CH2CLK-	Second pixel Negative LVDS differential clock input.	(4)		
36	CH2CLK+	Second pixel Positive LVDS differential clock input.	(4)		
37	GND	Ground			
38	CH2[3]-	Second pixel Negative LVDS differential data input. Pair 3			
39	CH2[3]+	Second pixel Positive LVDS differential data input. Pair 3	(4)		
40	CH2[4]-	Second pixel Negative LVDS differential data input. Pair 4	(4)		
41	CH2[4]+	Second pixel Positive LVDS differential data input. Pair 4			
42	LD_EN	Input signal for Local Dimming Enable	(7)(9)		
43	N.C.	No Connection	(8)		
44	GND	Ground			
45	GND	Ground			
46	GND	Ground			
47	N.C.	No Connection	(1)		
48	VCC	+12V power supply			
49	VCC	+12V power supply			
50	vcc	+12V power supply			
51	vcc	+12V power supply			





CNF2 Connector pin assignment (WF23-400-413C (FCN) or equivalent)

Pin	Name	Description	Note	
1	N.C.	No Connection		
2	N.C.	No Connection		
3	N.C.	No Connection		
4	N.C.	No Connection	(4)	
5	N.C.	No Connection	(1)	
6	N.C.	No Connection		
7	N.C.	No Connection		
8	N.C.	No Connection		
9	GND	Ground		
10	CH3[0]-	Third pixel Negative LVDS differential data input. Pair 0		
11	CH3[0]+	Third pixel Positive LVDS differential data input. Pair 0		
12	CH3[1]-	Third pixel Negative LVDS differential data input. Pair 1	(4)	
13	CH3[1]+	Third pixel Positive LVDS differential data input. Pair 1	(4)	
14	CH3[2]-	Third pixel Negative LVDS differential data input. Pair 2		
15	CH3[2]+	Third pixel Positive LVDS differential data input. Pair 2		
16	GND	Ground		
17	CH3CLK-	Third pixel Negative LVDS differential clock input.	(4)	
18	CH3CLK+	Third pixel Positive LVDS differential clock input.	(4)	
19	GND	Ground		
20	CH3[3]-	Third pixel Negative LVDS differential data input. Pair 3		
21	CH3[3]+	Third pixel Positive LVDS differential data input. Pair 3	(4)	
22	CH3[4]-	Third pixel Negative LVDS differential data input. Pair 4	(4)	
23	CH3[4]+	Third pixel Positive LVDS differential data input. Pair 4		
24	GND	Ground		
25	GND	Ground		
26	CH4[0]-	Fourth pixel Negative LVDS differential data input. Pair 0	(4)	
27	CH4[0]+	Fourth pixel Positive LVDS differential data input. Pair 0		
28	CH4[1]-	Fourth pixel Negative LVDS differential data input. Pair 1]	
29	CH4[1]+	Fourth pixel Positive LVDS differential data input. Pair 1		
30	CH4[2]-	Fourth pixel Negative LVDS differential data input. Pair 2	1	





31	CH4[2]+	ourth pixel Positive LVDS differential data input. Pair 2		
32	GND	Ground		
33	CH4CLK-	Fourth pixel Negative LVDS differential clock input.		
34	CH4CLK+	Fourth pixel Positive LVDS differential clock input.		
35	GND	Ground		
36	CH4[3]-	Fourth pixel Negative LVDS differential data input. Pair 3		
37	CH4[3]+	Fourth pixel Positive LVDS differential data input. Pair 3	(4)	
38	CH4[4]-	ourth pixel Negative LVDS differential data input. Pair 4		
39	CH4[4]+	Fourth pixel Positive LVDS differential data input. Pair 4		
40	GND	Ground		
41	GND	Ground		

CON2 Connector Pin Assignment LM123S010HTF13Y

1	N.C.	No Connection		
2	N.C.	No Connection	(1)	
3	N.C.	No Connection		
4	GND	ind		
5	N.C.	No Connection	(1)	
6	L/R_O	Output signal for Left Right Glasses control	(2)	
7	N.C.	o Connection		
8	N.C.	Connection		
9	N.C.	No Connection	(1)	
10	N.C.	No Connection		

Note (1) Reserved for internal use. Please leave it open.

Note (2) The definition of L/R_O signal as follows

L/R_O	Note
L	Right glass turn on
Н	Left glass turn on

Note (3) LVDS format selection.

L= Connect to GND, H=Connect to +3.3V or Open

SELLVDS	Note
L	JEIDA Format
H or Open	VESA Format



Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

Note (4) LVDS 4-port Data Mapping

FHD 100/120Hz Input

Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 5, 9,1913, 1917
2nd Port	Second Pixel	2, 6, 10,1914, 1918
3rd Port	Third Pixel	3, 7, 11,1915, 1919
4th Port	Fourth Pixel	4, 8, 12,1916, 1920

QFHD 24/30 Input

Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 5, 9,3833, 3837
2nd Port	Second Pixel	2, 6, 10,3834, 3838
3rd Port	Third Pixel	3, 7, 11,3835, 3839
4th Port	Fourth Pixel	4, 8, 12,3836, 3840

Note (5) 2D/3D mode selection.


L= Connect to GND or Open, H=Connect to +3.3V

Note
2D Mode
3D Mode

Note (6) Input signal for left and right eye frame synchronous

$$V_{IL}$$
=0~0.7 V, V_{IH} =2.7~3.3 V

L/R	Note
L	Right synchronous signal
Н	Left synchronous signal



Note (7) Local dimming enable selection.


L= Connect to GND , H=Connect to +3.3V or Open

LD_EN	Note
L	Local Dimming Disable
H or Open	Local Dimming Enable






- Note (8) Reserved for internal use. Open is preferred. However, it is also acceptable to reserve the wire connecting with specific High/Low voltage level.
- Note (9) Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level requirement which including panel board loading as below.




Note (10) Interface optional pin has internal scheme as following diagram. Customer should keep the interface voltage level requirement which including panel board loading as below.








Note (11) LVDS connector pin order defined as follows



Note (12) LVDS connector mating dimension range request is 0.93mm~1.0mm as follow







5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN3 & CN6 : P-TWO 196388-12041-3

Pin №	Symbol	Feature				
1						
2						
3						
4	VLED-	Nogative of LED String				
5	VLED-	Negative of LED String				
6						
7						
8						
9	NC	No Connection				
10						
11	VLED+	Positive of LED String				
12						

CN4 & CN5 : P-TWO 196388-12041-3

Pin №	Symbol	Feature
1		
2	VLED+	Positive of LED String
3		
4	NC	No Connection
5		
6		
7		
8	VLED-	Negative of LED String
9	VLED-	ivegative of LED Stillig
10		
11		
12		





5.3 CONVERTER UNIT

CN1: CI0114M1HR0-LA (CvilLux)

Pin №	Symbol	Feature					
1							
2							
3	VBL	+24V					
4							
5							
6							
7		GND					
8	GND						
9							
10							
11	ERR	Normal : GND Abnormal : Open Collector					
12	BLON	BL ON/OFF ON: Hi(2 ~ 5V) OFF: 0~0.8V/ GND					
13	NC	NC					
14	E_PWM	External PWM Control 5%~100% duty (Open for 100%)					





Global LCD Panel Exchange Center


PRODUCT SPECIFICATION

Note (1) If Pin14 is open, E_PWM is 100% duty.

Note (2) Input connector pin order defined as follows

CN2: CI0112M1HR0-LA (CvilLux)

Pin №	Symbol	Feature
1		
2		
3	VBL	+24V
4		
5		
6		
7		
8	GND	GND
9		
10		
11	NC	NC
12	NC	NC








5.4 LVDS INTERFACE

JEIDA Format : SELLVDS = L

VESA Format : SELLVDS = H or Open



R0~R9: Pixel R Data (9; MSB, 0; LSB)

G0~G9: Pixel G Data (9; MSB, 0; LSB)

B0~B9: Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal

DCLK: Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".





5.5 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

															D	ata :	Sign	al													
	Color					R	ed					Green						Blue													
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	B8	В7	В6	B5	B4	ВЗ	B2	B1	B0
Basic Colors	Black Red Green Blue Cyan Magenta Yellow White	0 1 0 0 0 1 1	0 0 1 0 1 0 1	0 0 1 0 1 0 1	0 0 1 0 1 0 1	0 0 1 0 1 0 1	0 0 1 1 1 0	0 0 1 1 1 0	0 0 1 1 1 0	0 0 0 1 1 1 0	0 0 0 1 1 0 1	0 0 0 1 1 1 0 1	0 0 0 1 1 1 0 1	0 0 1 1 1 0	0 0 1 1 1 0	0 0 1 1 1 0															
Gray Scale Of Red	Red (0) / Dark Red (1) Red (2) : : : Red (1021) Red (1022) Red (1023)	0 0 0 1 1 1	0 0 0	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 1 : : 0 1	0 1 0 : : 1 0 1	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 : : 0 0 0	0 0 0 0 0	0 0 0 : : 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 00 0	000000	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	000:::000	0 0 0 0 0 0	0 0 0 : : 0 0	0 0 0 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0
Gray Scale Of Green	Green (0) / Dark Green (1) Green (2) : : : : : : : : : : : : : : : : : : :	0 0 0 : : 0 0	0 0 0 : 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0 0	0 0 0 : : : 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1 1	0 0 0 :: 1 1 1	0 0 0 : : 1 1 1	0 0 0 : 1 1 1	0 0 0 : : 1 1 1	0 0 0 : : 1 1	0 0 1 : : 0 1 1	0 1 0 : : 1 0 1	000000	0 0 0 : 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0 0	0 0 0 : 0 0 0	0 0 0 : : 0 0 0	0 0 0 : 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0
Gray Scale Of Blue	Blue (0) / Dark Blue (1) Blue (2) : : Blue (1021) Blue (1022) Blue (1023)	0 0 0 : : 0 0	0 0 0 : : : 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0	0 0 0 : : : 0 0 0	0 0 0 0 0	0 0 0 0 0 0	000000	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	000000	000000	0 0 0 0 0 0	0 0 0 : : : 0 0 0	0 0 0 : : 0 0	0 0 0 : : 0 0 0	0 0 0 : : 0 0	0 0 0 0 0 0	0 0 0 ::1 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 ::1 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 ::1 1 1	0 0 1 :: 0 1 1	0 1 0 : : 1 0 1

Note (1) 0: Low Level Voltage, 1: High Level Voltage





6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 ± 2 °C)

The input signal timing specifications are shown as the following table and timing diagram. (Ta = 25 ± 2 °C)

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
LVDC	Input cycle to cycle jitter	T _{rcl}	-	-	200	ps	(1)
LVDS Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -1.5%	-	F _{clkin} +1.5%	MHz	(2)
CIOCK	Spread spectrum modulation frequency	F _{SSM}	-	-	66	KHz	(2)
LVDS Receiver Data	Receiver skew margin	T _{RSKM}	-400	-	400	ps	(3)

6.1.1 Input Timing SPEC for FHD, Frame Rate = 100Hz

Signal	Ita	em	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Clock	Freq	uency	F _{clkin} (=1/TC)	60	74.25	79	MHz	(4)
Frame Rate	2D I	Mode	Fr	97	100	103	Hz	(5)
		Total	Tv	1104	1350	1395	Th	Tv=Tvd+Tvb
Vertical		Display	Tvd	,	1080		Th	
Active	2D Mode	Blank	Tvb	24	270	315	Th	
Display		Front porch	Tvfp	10	_	_	Th	
Term		Back porch	Tvbp	10	_	_	Th	(6)
		Vsync	Tvswid	4	_	_	Th	
	2B Wodo	Total	Th	530	550	670	Тс	Th=Thd+Thb
Horizontal		Display	Thd		480		Тс	
Active		Blank	Thb	50	70	190	Тс	
Display		Front porch	Thfp	5	_	_	Tc	
Term		Back porch	Thbp	5	_	_	Тс	(6)
		Hsync	Thswid	2	_	_	Tc	





6.1.2 Input Timing SPEC for FHD, Frame Rate = 120Hz

Signal	It	em	Symbol	Min.	Тур.	Max.	Unit	Note
I)/DC C' '	2D	Mode	F _{clkin}	60	74.25	79	MHz	(4)
LVDS Clock	3D	Mode	(=1/TC		74.25		MHz	(4)
France Data	2D	Mode	F	117	120	123	Hz	(5)
Frame Rate	3D	Mode	F _r		120		Hz	(5)
		Total	Tv	1104	1125	1395	Th	Tv=Tvd+Tvl
		Display	Tvd		1080		Th	
	2D Mada	Blank	Tvb	24	45	315	Th	
	2D Mode	Front porch	Tvfp	10	_	£ 3	Th	
Vertical		Back porch	Tvbp	10	_		Th	(6)
Active		Vsync	Tvswid	4	-	_	Th	
Display	3D Mode	Total	Tv		1125		Th	
Term		Display	Tvd		1080		Th	
		Blank	Tvb		45		Th	
		Front porch	Tvfp	10	_	_	_	
		Back porch	Tvbp	10	_	_	_	(6)
		Vsync	Tvswid	4	_	_	_	
		Total	Th	530	550	670	Тс	Th=Thd+Th
		Display	Thd	1	480	•	Тс	
	00.14	Blank	Thb	50	70	190	Тс	
	2D Mode	Front porch	Thfp	5	_	_	Тс	
Horizontal		Back porch	Thbp	5	_	_	Тс	(6)
Active		Hsync	Thswid	2	_	_	Тс	
Display		Total	Th	530	550	670	Тс	Th=Thd+Th
Term		Display	Thd		480		Тс	
	3D Mada	Blank	Thb	50	70	190	Тс	
	3D Mode	Front porch	Thfp	5	_	_	Тс	
		Back porch	Thbp	5	_	_	Тс	(6)
		Hsync	Thswid	2	_	_	Тс	

Version 2.0 33 Date : Oct. 08 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





6.1.3 Input Timing SPEC for QFHD, Frame Rate = 24Hz

Signal	It	em	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Clock	Fred	quency	F _{clkin} (=1/TC)	60	74.25	79	MHz	(4)
Frame Rate	2D	Mode	Fr	23	24	25	Hz	(5)
		Total	Tv	2208	2250	2450	Th	Tv=Tvd+Tvb
Vertical		Display	Tvd		2160		Th	
Active		Blank	Tvb	48	90	290	Th	
Display		Front porch	Tvfp	20	_	- (Th	
Term		Back porch	Tvbp	20	_		Th	(6)
	2D Mode	Vsync	Tvswid	8	_		Th	
	2D Middo	Total	Th	990	1375	1440	Тс	Th=Thd+Thb
Horizontal		Display	Thd		960		Тс	
Active		Blank	Thb	30	415	480	Тс	
Display		Front porch	Thfp	10	_	_	Тс	
Term		Back porch	Thbp	10	_	_	Тс	(6)
		Hsync	Thswid	4	_	_	Тс	






6.1.4 Input Timing SPEC for QFHD, Frame Rate = 30Hz


Signal	It	em	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Clock	Freq	luency	F _{clkin} (=1/TC)	60	74.25	79	MHz	(4)
Frame Rate	2D	Mode	F _r	29	30	31	Hz	(5)
		Total	Tv	2208	2250	2450	Th	Tv=Tvd+Tvb
Vertical		Display	Tvd		2160	Th		
Active		Blank	Tvb	48	90	290	Th	
Display	2D Mode	Front porch	Tvfp	20	_	-	Th	
Term		Back porch	Tvbp	20	_		Th	(6)
		Vsync	Tvswid	8	_		Th	
		Total	Th	990	1100	1340	Тс	Th=Thd+Thb
Horizontal		Display	Thd		960		Тс	
Active		Blank	Thb	30	140	380	Тс	
Display		Front porch	Thfp	10	/ -	_	Тс	
Term		Back porch	Thbp	10	_	_	Тс	(6)
		Hsync	Thswid	4	_	_	Tc	

Note (1) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = \mid T₁ - T \mid






Note (2) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (3) The LVDS timing diagram and the receiver skew margin is defined and shown in following figure.



Note (4) Please make sure the range of pixel clock has follow the below equations.


$$Fclkin(max) \ge (Fr \times Tv \times Th) \ge Fclkin(min)$$



PRODUCT SPECIFICATION


Note (5)

- The frame-to-frame jitter of the input frame rate is defined as the following figure.
- b. $FRn = FRn-1 \pm 1.8\%$.



Note (6)

- Hsync and Vsync signals are necessary for this module.
- The polarity of Hsync & Vsync should be positive.
- Please follow the input signal timing diagram as below:



H blank = H total - H Display

V blank = V total - V Display







6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram



Power ON/OFF Sequence







- Note (1) The supply voltage of external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of VCC=off, please keep the level of input signals on the low or high impedance.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.
- Note (6) Vcc must decay smoothly when power-off.





7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Та	25±2				
Ambient Humidity	На	50±10	%RH			
Supply Voltage	V _{CC}	12±1.2	V			
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
LED Current	IL	120±3.6	mA			

Local Dimming Function should be Disable before testing to get the steady optical characteristics



7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.


				in 7.1 and stable envi				<u> </u>	
Iter	m 	Symbol		Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio CR		CR		3500	5000	-	-	(2)	
Response Time (VA)		Gray to gray (for 120Hz)		-	6.5	13	ms	(3)	
		Gray to gray (for 60Hz)			8.5	18	ms	(3)	
Center Luminance of White		L _C	2D		320	400	-	cd/m ²	(4)
			3D		-	60		cd/m ²	(8)
White Variation		δW			-		1.3	-	(6)
			2D	θx=0°, θy =0° Viewing angle	-	-	4	%	(5)
Cross Talk		СТ	3D-W		-	4	-	%	(8)
			3D-D			11	-	%	(8)
	Dod		Rx			0.640		-	
Color Chromaticity White Corre	Red	Ry Gx		at normal direction		0.332	- -	-	
	Green					0.307		-	
			Gy		Typ. -0.03	0.605	Typ. +0.03	-	_
	Plue		Вх			0.148		-	
	blue	Ву				0.060		-	
	\\/hito		Wx			0.280		-	
	vviille	Wy				0.290		-	
	Correlated	d color temperature			-	10000	-	К	-
	Color Gamut		C.G.		-	72	-	%	NTSC
Viewing Angle Vertical	Havimantal		θ x +		80	88	-	Deg.	(1)
	Horizontai		θх-	OD> 20 (VA)	80	88	-		
	Vertical		θу+	CR≥20 (VA)	80	88	-		
			θу-		80	88	-		
Transmission direction of the up polarizer $\Phi_{\text{up-P}}$		Фир-Р	-	-	90	-	Deg.	(7)	



PRODUCT SPECIFICATION

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Autronic Conoscope Cono-80




Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6). Note (3) Definition of Response Time (TR, TF):



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.

Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.





Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 255 at center point and 5 points

L_C = L (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:

YA = Luminance of measured location without gray level 255 pattern (cd/m2)

YB = Luminance of measured location with gray level 255 pattern (cd/m2)










Global LCD Panel Exchange Center

Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$







PRODUCT SPECIFICATION

Note (7) This is a reference for designing the shutter glasses of 3D application.

Definition of the transmission direction of the up polarizer(Φ_{up-P}) on LCD Module:



The transmission axis of the front polarizer of the shutter glasses should be parallel to this panel transmission direction to get a maximum 3D mode luminance.






PRODUCT SPECIFICATION


Note (8) Definition of the 3D mode performance (measured under 3D mode, use CMI's shutter glass):

a. Test pattern

Left eye image and right eye image are displayed alternated



Measurement setup



Shutter glasses are well controlled under suitable timing, and measure the luminance of the center point of the panel through the right eye glass. The transmittance of the glass should be larger than 40.0% under 3D mode operation.

The luminance of the test pattern "WW", denoted L(WW); the luminance of the test pattern "WB", denoted L(WB); the luminance of the test pattern "BW", denoted L(BW); the luminance of the test pattern "BB", denoted "L(BB)

Definition of the Center Luminance of White, Lc (3D): L(WW)

d. Definition of the 3D mode white crosstalk, CT (3D-W): $CT(3D-W) \equiv \frac{L(WB) - L(BB)}{L(WW) - L(BB)}$

Definition of the 3D mode dark crosstalk, CT (3D-D): $CT(3D-D) \equiv \left| \frac{L(WW) - L(BW)}{L(WW) - L(BB)} \right|$





8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- Do not apply rough force such as bending or twisting to the module during assembly.
- It is recommended to assemble or to install a module into the user's system in clean working areas. The dust [2] and oil may cause electrical short or worsen the polarizer.
- Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- [4] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMIS LSI chips.
- [5] Do not plug in or pull out the I/F connector while the module is in operation.
- [6] Do not disassemble the module.
- Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- Moisture can easily penetrate into LCD module and may cause the damage during operation.
- [9] When storing modules as spares for a long time, the following precaution is necessary.
 - [9.1] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
 - [9.2] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [10] When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- [1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [3] After the module's end of life, it is not harmful in case of normal operation and storage.





8.3 SAFETY STANDARDS

The LCD module should be certified with safety regulations as follows:

Regulatory	Item	Standard
Information Technology equipment	UL	UL60950-1:2006 or Ed.2:2007
	cUL	CAN/CSA C22.2 No.60950-1-03 or 60950-1-07
	СВ	IEC60950-1:2005 / EN60950-1:2006+ A11:2009
Audio/Video Apparatus	UL	UL60065 Ed.7:2007
	cUL	CAN/CSA C22.2 No.60065-03:2006 + A1:2006
	СВ	IEC60065:2001+ A1:2005 / EN60065:2002 + A1:2006+ A11:2008

If the module displays the same pattern for a long period of time, the phenomenon of image sticking may be occurred.







9. DEFINITION OF LABELS

9.1 CMI MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.





Model Name: V650DK1 –LS1

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 2001=1, 2002=2, 2003=3, 2004=4...2010=0, 2011=1, 2012=2...

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code : Cover all the change

Serial No. : Manufacturing sequence of product Product Line : 1 → Line1, 2 → Line 2, ...etc.



PRODUCT SPECIFICATION

10. PACKAGING

10.1 PACKAGING SPECIFICATIONS

(1) 2 lcd TV modules / 1 box

(2) Box dimensions: 1645(L)x282(W)x982(H)mm (3) Weight: approx. 60 Kg(2 modules per carton)

10.2 PACKAGING METHOD

Figures 10-1 and 10-2 are the packing method




Figure 10-1 packing method





Sea / Land Transportation (40ft & 40ft HQ Container)

Air Transportation





Figure 10-2 packing method



11. MECHANICAL CHARACTERISTIC




Version 2.0 52 Date : Oct. 08 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited








Version 2.0 53 Date : Oct. 08 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited







Version 2.0 Date: Oct. 08 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited