

V6355D

(LCDC)

■ OUTLINE

V6355D (LCDC) is a silicon gate CMOS device. This controller can be connected to both LCD and CRT displays. It is software compatible with IBM-PC and has a function to expand it.

V6355-DF is a 100 pin plastic flat package (QFP) type and V6355-DJ is a 84 pin plastic chip carrier type.

■ FEATURES


- Capable of controlling both LCD and CRT displays.
- Includes 6845 restricted mode and CRT peripheral circuits for IBM-PC.
- Both SRAM and DRAM are usable as VRAM.
- Includes MOUSE and LIGHT PEN interface.
- Cursor position can be specified by any 16×16 dot patterns in the bit unit (AND and EXOR screens).
- Includes color palette (16/512 colors).
- LCD intensity controllable (16 or 8 gradation steps)
- Screen modes are available in combinations of the following.
 - Horizontal dot number: 640, 320, 512, 256
 - Vertical dot number: 192, 200, 204, 64 (64 only with LCD)
 - Raster adjustment: 0, 2, 4 or 6 specifiable
- Capable of displaying 16 colors in 640×204 by using external circuits.
- CRT monitor selectable from among IBM Color, Monochrome, NTSC system and PAL system.
- Can be interfaced with 3 types of LCD driver.
- Usable with 16 bit bus CPU.

Pin Functions

Signature	I/O	Description	
$\overline{\text{IOR}}$	I	Read enable for I/O register, Active at low level	
$\overline{\text{IOW}}$	I	Write enable for I/O register, Active at low level	
$\overline{\text{IOSEL}}$	I	High-order bit decode signal of I/O register address signal, selected at low level	
A ₀	I	I/O register address signal	
A ₁	I		
A ₂	I		
A ₃	I		
$\overline{\text{MEMSEL}}$	I	High-order bit decode signal of memory address signal, selected at low level	
$\overline{\text{MEMR}}$	I	Read enable for memory, Active at low level	
$\overline{\text{MEMW}}$	I	Write enable for memory, Active at low level	
$\overline{\text{MEMRDY}}$	O	Memory (VRAM) access ready signal, Busy (wait) at low level (High impedance state when memory non-selected ($\overline{\text{MEMSEL}}$ = high level))	
$\overline{\text{WE}}$	O	Write enable for memory	
$\overline{\text{BDIR}}$	O	Direction control of bi-directional buffer (for CPU data bus)	
$\overline{\text{RESET}}$	I	Reset signal	
CD ₀	I/O	Data bus with CPU	
⋮	I/O		
CD ₇	I/O		
RD ₀	I/O	Data bus with VRAM	
⋮	I/O		
RD ₇	I/O		
AD ₀	O	VRAM address	
⋮	O		
AD ₇	O		
AD ₈ / $\overline{\text{CLK}}$	O	At SRAM	At DRAM
		VRAM address	Outputs external clock dividing signal of 14.31818MHz. Usable for CPU clock by dividing.
		do.	CPU row Address enable
		do.	CPU column Address enable
		do.	$\overline{\text{RAS}}$
		do.	$\overline{\text{CAS}}$
		Data enable when memory read/write	—
$\overline{\text{XA}}$	O	Memory read/write timing (CPU address enable at SRAM)	
$\overline{\text{LSEL}}$ $\overline{\text{HSEL}}$	O	At SRAM (8bit CPU)	16bit CPU
		1st 8K byte selected 2nd 8K byte selected	Low byte selected High byte selected

Signature	I/O	Description	
		A/N Mode	640 × 200 Color mode
RA ₂ /GD ₃	I/O	} Raster address (Output) } Dot data for character display	} Graphic data (Input)
RA ₁ /GD ₂	I/O		
RA ₀ /GD ₁	I/O		
GD ₀	I		
		CRT	LCD
VSY/FLM _L	O	Vertical synchronizing signal	Lower block FLM
VST/FLM _U	O	Vertical retrace line period	Upper block FLM
HSY/LC	O	Horizontal synchronizing signal	Latch clock
EWCK	O	Display valid period	Driver enable signal or tone gradation intensifying signal
SCK	O	—	Shift clock
CH/M	O	Chrominance signal	Signal to change into AC
Y/LD ₃	O	Brightness (black/white composite) signal	} Data output for upper block
R/LD ₂	O	} Output for linear RGB	
G/LD ₁	O		
B/LD ₀	O		
DI/LD ₇	O	} Output for IBM monitor	} Data output for lower block
DR/LD ₆	O		
DG/LD ₅	O		
DB/LD ₄	O		
DCK	O	Dot shift clock (for P/S)	
CCL	O	VRAM data latch clock	
LOAD	O	Load signal for P/S	
MY ₁	I	} Counter pulse for MOUSE Y direction	
MY ₂	I		
MX ₁	I	} Counter pulse for MOUSE X direction	
MX ₂	I		
LDT/MS ₁	I	Light pen detect signal or mouse switch signal	
LSW/MS ₀	I	Switch signal of light pen or mouse	
X ₁	I	} For X'tal oscillation, Input to X ₁ when inputting external clock	
X ₂	O		
AV _{SS}	I	0V	} Analog (for DAC) power supply
AV _{DD}	I	+5V	
V _{SS}	I	0V	} Digital power supply
V _{SS}	I	0V	
V _{DD}	I	+5V	
V _{DD}	I	+5V	

Pin Assignment



■ Electrical Characteristics

① Absolute maximum ratings

Parameter	Signature	Min.	Max.	Unit
Supply voltage	V _{DD}	-0.5	+7.0	V
Input voltage	V _I	-0.5	V _{DD} +0.5	V
Output voltage	V _O	-0.5	V _{DD} +0.5	V
Operating temperature	T _{OP}	0	+70	°C
Storage temperature	T _{STG}	-50	+125	°C

(V_{SS}, AV_{SS}=0.0V as standard)

② Recommended conditions for use

Parameter	Signature	Min.	Typ.	Max.	Unit
Supply voltage	V _{DD}	4.75	5.0	5.25	V
Operating temperature	T _{OP}	0	25	70	°C

Used with V_{DD} and AV_{DD} at the same voltage and V_{SS}, AV_{SS}=0.0V.

③ DC characteristics

Parameter	Signature	Conditions	Min.	Max.	Unit
High-level output voltage (TTL)	V _{OH}	I _{OH} = -0.4mA	2.7		V
Low-level output voltage (TTL)	V _{OL}	I _{OL} = 0.8mA		0.4	V
High-level output voltage (CMOS)	V _{OH}	I _{OH} < 1μA	V _{DD} - 0.4		V
Low-level output voltage (CMOS)	V _{OL}	I _{OL} < 1μA		0.4	V
High-level input voltage	V _{IH}		2.2		V
Low-level input voltage	V _{IL}			0.8	V
High-level output current	I _{OH}	V _{OH} = 2.7V	-0.4		mA
Low-level output current	I _{OL}	V _{OL} = 0.4V	0.8		mA
Input leak current	I _L		-10	10	μA
Output leak current (tri-state)	I _{LZ}		-10	10	μA
Supply current (at normal operation)	I _{DD}	R _L = 5.6KΩ		70	mA
Supply current (at standby)	I _{DD}	R _L = 5.6KΩ		50	mA
High-level clock input voltage	V _{CH}		3.6		V
Low-level clock input voltage	V _{CL}			0.6	V


- V_{DD}, AV_{DD} = 5.0V ± 5%, T_{OP} = 0 ~ 70°C

Supply voltage is obtained by adding mean current at V_{DD} and AV_{DD} terminals.


- R_L: Terminal resistance between Y, R, G, B, CH terminals and GND.
- Output leak current (tri-state) is for when CD_{0~7}, RD_{0~7} and RA₂/GD₃ ~ RA₀/D₁ are in the input mode and when AD₀ ~ AD₁₂ $\overline{\text{CAS}}$, $\overline{\text{LSEL}}$, $\overline{\text{HSEL}}$ and MEMRDY are in the high impedance mode.

■ System Configuration (Examples)

① When using CRT display (DRAM used)




② When using LCD display (SRAM used)




■ V6355D-F Package Dimensions


Base of package



V6355D-J Pin Assignment



V6355D-J Package Dimensions



The specifications of this product are subject to improvement changes without prior notice.

AGENCY

NIPPON GAKKI CO., LTD.

Address inquires to:
Electronic System Division

- Toyooka Factory 203, Matsunokijima, Toyooka-mura, Iwata-gun, Shizuoka-ken, 438-01 Electronic Equipment business section on Tel. 053962-3125 Fax. 053962-5054
- Tokyo Office 3-4, Surugadai Kanda, Chiyoda-ku, Tokyo, 104 Ryumeikan Bldg. 4F Tel. 03-255-4481
- Osaka Office 1-6 Shin-ashiya shita, Suita-city, Osaka-fu, 565 Tel. 06-877-7731
- U.S.A. YAMAHA International Corp. 6600 Orangethorpe Ave. Buena Park California 90620