# MOSEL VITELIC V62C2184096 512K X 8, CMOS STATIC RAM

#### PRELIMINARY

#### Features

- High-speed: 70, 85 ns
- Ultra low standby current of  $4\mu A$  (max.)
- Fully static operation
- All inputs and outputs directly compatible
- Three state outputs
- Ultra low data retention current (V<sub>CC</sub> = 1.2V)
- Operating voltage: 2.3V–3.0V
- Packages
  - 32-Pin TSOP (Standard)
  - 36-Ball CSP BGA (8mm x 10mm)

#### Description

The V62C2184096 is a very low power CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW  $\overline{CE1}$ , and active HIGH CE2, an active LOW  $\overline{OE}$ , and three static I/O's. This device has an automatic power-down mode feature when deselected.

# Functional Block Diagram



#### Device Usage Chart

| Operating            | Package | Package Outline |    | Access Time (ns) |   | wer | Tama anatuma        |  |
|----------------------|---------|-----------------|----|------------------|---|-----|---------------------|--|
| Temperature<br>Range | т       | В               | 70 | 85               | L | LL  | Temperature<br>Mark |  |
| 0°C to 70°C          | •       | •               | •  | •                | • | •   | Blank               |  |
| -40°C to +85°C       | •       | •               | •  | •                |   | •   | I                   |  |

# **Pin Descriptions**

#### Address Inputs $A_0 - A_{18}$

These 19 address inputs select one of the 512K x 8 bit segments in the RAM.

## **CE<sub>1</sub>**, CE<sub>2</sub>\* Chip Enable Inputs

 $\overline{CE}_1$  is active LOW and  $CE_2$  is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when deselected.

#### OE Output Enable Input

The Output Enable input is active LOW. With chip enabled, when  $\overline{OE}$  is LOW and  $\overline{WE}$  HIGH, data of the selected memory location will be available on the I/O pins. When  $\overline{OE}$  is HIGH, the I/O pins will be in the high impedance state.

\*CE<sub>2</sub> is available on BGA package only.

А

В

С

D

Е

F

G

н

 $\bigcirc$ 

TOP VIEW

#### WE Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip enabled, when  $\overline{WE}$  is HIGH and  $\overline{OE}$  is LOW, output data will be present at the I/O pins; when WE is LOW and OE is HIGH, the data present on the I/O pins will be written into the selected memory locations.

## I/O<sub>1</sub>–I/O<sub>8</sub> Data Input and Data Output Ports

These 8 bidirectional ports are used to read data from and write data into the RAM.

V<sub>CC</sub> **Power Supply** 

GND Ground

#### A11 ⊏ 32 A9 🗆 2 31 ⊐ A10 A8 🗆 3 30 CE1 4 29 □ I/O8 5 ⊐ I/O7 28 A18 🗆 27 ⊐ I/O6 6 A15 ⊏ 7 26 □ I/O5 VCC □ 25 □ 1/O4 8 A17 🗖 ⊐ GND 9 24 A16 🗆 □ I/O3 10 23 A14 🗆 22 □ 1/O2 11 A12 💳 ⊐ Ï/O1 21 12 A7 🗆 20 ⊐ A0 13 A6 💳 19 ⊐ A1 14 A5 18 ⊐ A2 15 A4 16 17 ⊐ A3 **36 BGA** 1 2 3 4 5 1 2 3 4 5 CE2 A0 A1 A3 А 000000 WE I/O5 A2 A4 В 00000 $\bigcirc$ С I/O6 NC NB A5 $\bigcirc \bigcirc$ $\bigcirc$ VSS NB NB D NB $\bigcirc$ $\bigcirc$ VCC NB NB NB Е $\bigcirc$ $\bigcirc$ F I/07 NB A18 A17 $\bigcirc$ $\bigcirc$ $\bigcirc \bigcirc$ G I/08 OE CE1 A16 00000 $\bigcirc$ Н A9 A10 A11 A12 0 0 0 0 0 0

# NB means no ball.

TOP VIEW

# Pin Configurations (Top View) 32-Pin TSOP (Standard)



6

## V62C2184096

## Part Number Information



## Absolute Maximum Ratings (1)

| Symbol            | Parameter                    | Commercial                      | Industrial                      | Units |
|-------------------|------------------------------|---------------------------------|---------------------------------|-------|
| V <sub>CC</sub>   | Supply Voltage               | -0.5 to + V <sub>CC</sub> + 0.5 | -0.5 to + V <sub>CC</sub> + 0.5 | V     |
| V <sub>N</sub>    | Input Voltage                | -0.5 to + V <sub>CC</sub> + 0.5 | -0.5 to + V <sub>CC</sub> + 0.5 | V     |
| V <sub>DQ</sub>   | Input/Output Voltage Applied | V <sub>CC</sub> + 0.3           | V <sub>CC</sub> + 0.3           | V     |
| T <sub>BIAS</sub> | Temperature Under Bias       | -10 to +125                     | -65 to +135                     | °C    |
| T <sub>STG</sub>  | Storage Temperature          | -55 to +125                     | -65 to +150                     | °C    |

NOTE:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# Capacitance\*

 $T_A = 25^{\circ}C$ , f = 1.0MHz

| Symbol           | Parameter          | Conditions     | Max. | Unit |
|------------------|--------------------|----------------|------|------|
| C <sub>IN</sub>  | Input Capacitance  | $V_{IN} = 0V$  | 6    | pF   |
| C <sub>OUT</sub> | Output Capacitance | $V_{I/O} = 0V$ | 8    | pF   |

NOTE:

1. This parameter is guaranteed and not tested.

## Truth Table

| Mode           |   | CE2 | ŌĒ | WE | I/O<br>Operation |
|----------------|---|-----|----|----|------------------|
| Standby        | Н | Х   | Х  | Х  | High Z           |
| Standby        | Х | L   | Х  | Х  | High Z           |
| Output Disable | L | н   | н  | н  | High Z           |
| Read           | L | н   | L  | н  | D <sub>OUT</sub> |
| Write          | L | н   | Х  | L  | D <sub>IN</sub>  |

NOTE:

X = Don't Care, L = LOW, H = HIGH

# V62C2184096

# **MOSEL VITELIC**

| Symbol          | Parameter                          | Test Conditions   | Min.                 | Тур. | Max.                 | Units |
|-----------------|------------------------------------|---|----------------------|------|----------------------|-------|
| V <sub>IL</sub> | Input LOW Voltage <sup>(1,2)</sup> |   | -0.5                 | —    | 0.4                  | V     |
| V <sub>IH</sub> | Input HIGH Voltage <sup>(1)</sup>  |   | 2.0                  | —    | V <sub>CC</sub> +0.3 | V     |
| I               | Input Leakage Current              | $V_{CC} = Max$ , $V_{IN} = 0V$ to $V_{CC}$                                | _                    | —    | 1                    | μA    |
| I <sub>OL</sub> | Output Leakage Current             | $V_{CC} = Max, \overline{CE}_1 = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$ | _                    | —    | 1                    | μA    |
| V <sub>OL</sub> | Output LOW Voltage                 | $V_{CC} = Min, I_{OL} = 2mA$  |                      | —    | 0.4                  | V     |
| V <sub>OH</sub> | Output HIGH Voltage                | V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.5mA                           | V <sub>CC</sub> -0.4 |      | —                    | V     |

**DC Electrical Characteristics** (over all temperature ranges,  $V_{CC} = 2.3V-3.0V$ )

| Symbol           | Parameter   |          | Comm. <sup>(3)</sup> | Ind. <sup>(3)</sup> | Units |
|------------------|---|----------|----------------------|---------------------|-------|
| I <sub>CC1</sub> | Average Operating Current, $\overline{CE}_1 = V_{IL}$ , $CE_2 = V_{CC} - 0.2$ , Output Open,  | f = fmax | 35                   | 40                  | mA    |
|                  | V <sub>CC</sub> = Max.  |          | 4                    | 5                   |       |
| I <sub>SB</sub>  | TTL Standby Current   | L        | 0.5                  | 1                   | mA    |
|                  | $\overline{CE}_1 \ge V_{IH}, CE_2 \le V_{IL}, V_{CC} = Max., f = 0$   |          | 0.3                  | 1                   |       |
| I <sub>SB1</sub> | $\begin{split} I_{SB1} &  CMOS \text{ Standby Current, } \overline{CE}_1 \geq V_{CC} - 0.2V, \ CE_2 \leq 0.2V, \\ V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V, \ V_{CC} = Max., \ f = 0 \end{split}$ |          | 10                   | 15                  | μA    |
|                  |   |          | 5                    | 7                   | ]     |

#### NOTES:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2.  $V_{IL}$  (Min.) = -3.0V for pulse width <  $t_{RC}/2$ . 3. Maximum value.

# AC Test Conditions

| Input Pulse Levels        | 0 to 2.0V |
|---------------------------|-----------|
| Input Rise and Fall Times | 5 ns      |
| Timing Reference Levels   | 1.1V      |
| Output Load               | see below |

# AC Test Loads and Waveforms



 $C_L = 30pF + 1TTL Load$ 

\* Includes scope and jig capacitance

# V62C2184096

# **Data Retention Characteristics**

| Symbol            | Parameter   |       | Power | Min.                           | Typ. <sup>(2)</sup> | Max. | Units |
|-------------------|---|-------|-------|--------------------------------|---------------------|------|-------|
| V <sub>DR</sub>   | $\label{eq:V_CC} \begin{array}{l} V_{CC} \text{ for Data Retention} \\ \overline{CE}_1 \geq V_{CC} - 0.2V, \ CE_2 < 0.2V, \ V_{IN} \geq V_{CC} - 0.2V, \\ \text{ or } V_{IN} \leq 0.2V \end{array}$ |       |       | 1.2                            | _                   | 3.0  | V     |
| I <sub>CCDR</sub> | Data Retention Current  | Com'l | L     | _                              | 1                   | 3    | μA    |
|                   | $\label{eq:cell} \begin{split} \overline{CE}_1 \geq V_{DR} - 0.2V, \ CE_2 < 0.2V, \ V_{IN} \geq V_{CC} - 0.2V, \\ or \ V_{IN} \leq 0.2V, \ V_{DR} = 1.2V \end{split}$                               |       | LL    | _                              | 0.5                 | 2    |       |
|                   |   | Ind.  | L     | _                              | —                   | 5    |       |
|                   |   |       | LL    | _                              | —                   | 4    |       |
| t <sub>CDR</sub>  | Chip Deselect to Data Retention Time  |       |       | 0                              | _                   | _    | ns    |
| t <sub>R</sub>    | Operation Recovery Time (see Retention Waveform)  |       |       | t <sub>RC</sub> <sup>(1)</sup> | —                   | _    | ns    |

#### NOTES:

1.  $t_{RC}$  = Read Cycle Time 2.  $T_A$  = +25°C.

# Low $V_{CC}$ Data Retention Waveform (1) ( $\overline{CE}_1$ Controlled)



# Key to Switching Waveforms

| WAVEFORM               | INPUTS                                 | OUTPUTS  |
|------------------------|--|--|
|                        | MUST BE<br>STEADY                      | WILL BE<br>STEADY                                  |
|                        | MAY CHANGE<br>FROM H TO L              | WILL BE<br>CHANGING<br>FROM H TO L                 |
|                        | MAY CHANGE<br>FROM L TO H              | WILL BE<br>CHANGING<br>FROM L TO H                 |
|                        | DON'T CARE:<br>ANY CHANGE<br>PERMITTED | CHANGING:<br>STATE<br>UNKNOWN                      |
| $\mathbb{P}\mathbb{C}$ | DOES NOT<br>APPLY                      | CENTER<br>LINE IS HIGH<br>IMPEDANCE<br>"OFF" STATE |

# V62C2184096

# AC Electrical Characteristics

(over all temperature ranges)

# Read Cycle

| Parameter         |                                    | 7    | 0    | 8    | 5    |      |
|-------------------|------------------------------------|------|------|------|------|------|
| Name              | Parameter                          | Min. | Max. | Min. | Max. | Unit |
| t <sub>RC</sub>   | Read Cycle Time                    | 70   | _    | 85   | _    | ns   |
| t <sub>AA</sub>   | Address Access Time                | —    | 70   | —    | 85   | ns   |
| t <sub>ACS1</sub> | Chip Enable Access Time            | —    | 70   | —    | 85   | ns   |
| t <sub>ACS2</sub> | Chip Enable Access Time            | —    | 70   | _    | 85   | ns   |
| <sup>t</sup> OE   | Output Enable to Output Valid      | —    | 40   | _    | 85   | ns   |
| t <sub>CLZ1</sub> | Chip Enable to Output in Low Z     | 10   | —    | 10   | —    | ns   |
| t <sub>CLZ2</sub> | Chip Enable to Output in Low Z     | 10   | _    | 10   | _    | ns   |
| t <sub>OLZ</sub>  | Output Enable to Output in Low Z   | 5    | _    | 10   | _    | ns   |
| <sup>t</sup> CHZ  | Chip Disable to Output in High Z   | —    | 30   | —    | 30   | ns   |
| t <sub>OHZ</sub>  | Output Disable to Output in High Z | —    | 25   | —    | 30   | ns   |
| t <sub>ОН</sub>   | Output Hold from Address Change    | 10   | —    | 10   | —    | ns   |

# Write Cycle

| Parameter        |                               | 70   |      | 8    |      |      |
|------------------|-------------------------------|------|------|------|------|------|
| Name             | Parameter                     | Min. | Max. | Min. | Max. | Unit |
| t <sub>WC</sub>  | Write Cycle Time              | 70   | _    | 85   | _    | ns   |
| t <sub>CW</sub>  | Chip Enable to End of Write   | 60   | _    | 70   | _    | ns   |
| t <sub>AS</sub>  | Address Setup Time            | 0    | _    | 0    | _    | ns   |
| t <sub>AW</sub>  | Address Valid to End of Write | 60   | _    | 70   | _    | ns   |
| t <sub>WP</sub>  | Write Pulse Width             | 50   | _    | 60   | _    | ns   |
| t <sub>WR</sub>  | Write Recovery Time           | 0    | _    | 0    | _    | ns   |
| t <sub>WHZ</sub> | Write to Output High-Z        | _    | 20   | _    | 25   | ns   |
| t <sub>DW</sub>  | Data Setup to End of Write    | 35   | _    | 40   | _    | ns   |
| t <sub>DH</sub>  | Data Hold from End of Write   | 0    | _    | 0    | _    | ns   |

V62C2184096

# Switching Waveforms (Read Cycle)

Read Cycle 1<sup>(1, 2, 6)</sup>



# Read Cycle 2<sup>(1, 2, 4, 6)</sup>







#### NOTES:

- 1.  $\overline{WE} = V_{IH}$ .
- 2.  $\overline{CE}_1 = V_{IL}$  and  $CE_2 = V_{IH}$ .
- 3. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and/or  $CE_2$  transition HIGH.
- 4.  $\overline{OE} = V_{IL}$ .
- 5. Transition is measured  $\pm$ 500mV from steady state with C<sub>L</sub> = 5pF. This parameter is guaranteed and not 100% tested.
- 6. CE<sub>2</sub> is offered on BGA package only.

V62C2184096

# Switching Waveforms (Write Cycle)

Write Cycle 1 ( $\overline{WE}$  Controlled)<sup>(4, 7)</sup>



# Write Cycle 2 (CE Controlled)<sup>(4, 7)</sup>



#### NOTES:

- The internal write time of the memory is defined by the overlap of CE<sub>1</sub> and CE<sub>2</sub> active and WE low. All signals must be active to initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 2.  $t_{WR}$  is measured from the earlier of  $\overline{CE}_1$  or  $\overline{WE}$  going high, or  $CE_2$  going LOW at the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4.  $\overline{OE} = V_{IL}$  or  $V_{IH}$ . However it is recommended to keep  $\overline{OE}$  at  $V_{IH}$  during write cycle to avoid bus contention.
- 5. If  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 6.  $t_{CW}$  is measured from  $\overline{CE}_1$  going low or  $CE_2$  going HIGH to the end of write.
- 7. CE<sub>2</sub> is offered on BGA package only.

# V62C2184096

## Package Diagrams

# 32-Pin TSOP (Standard)

Units in inches [mm]



#### 36 Ball-8x10 BGA



| SYMBOL | UNIT.MM    |
|--------|------------|
| А      | 1.05+0.15  |
| A1     | 0.25±0.05  |
| b      | 0.35±.0.05 |
| с      | 0.30(TYP)  |
| D      | 10.00±0.10 |
| D1     | 5.25       |
| Ш      | 8.00±0.10  |
| E1     | 3.75       |
| е      | 0.75TYP    |
| aaa    | 0.10       |
|        |            |



SIDE VIEW

## **MOSEL VITELIC** WORLDWIDE OFFICES

#### U.S.A.

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952

#### HONG KONG

19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 852-2666-3307 FAX: 852-2770-8011 TAIWAN

7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209

NO 19 LI HSIN RD. SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-579-5888 FAX: 886-3-566-5888

#### SINGAPORE

10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013

#### JAPAN

WBG MARIVE WEST 25F 6, NAKASE 2-CHOME MIHAMA-KU, CHIBA-SHI CHIBA 261-7125 PHONE: 81-43-299-6000 FAX: 81-43-299-6555

## V62C2184096

#### **UK & IRELAND**

SUITE 50, GROVEWOOD BUSINESS CENTRE STRATHCLYDE BUSINESS PARK BELLSHILL, LANARKSHIRE, SCOTLAND, ML4 3NQ PHONE: 01698-748515 FAX: 01698-748516

#### GERMANY (CONTINENTAL EUROPE & ISRAEL)

71083 HERRENBERG BENZSTR. 32 GERMANY PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22

# U.S. SALES OFFICES

#### NORTHWESTERN

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952

#### SOUTHWESTERN

302 N. EL CAMINO REAL #200 SAN CLEMENTE, CA 92672 PHONE: 949-361-7873 FAX: 949-361-7807 CENTRAL, NORTHEASTERN & SOUTHEASTERN 604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 972-690-0341

© Copyright 2000, MOSEL VITELIC Inc.

6/00 Printed in U.S.A

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC. MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.