MOSEL VITELIC V62C21164096 256K x 16, 0.20 μm CMOS STATIC RAM

PRELIMINARY

Features

- High-speed: 70, 85 ns
- Ultra low CMOS standby current of 4µA (max.)
- Fully static operation
- All inputs and outputs directly TTL compatible
- Three state outputs
- Ultra low data retention current (V_{CC} = 1.2V)
- Operating voltage: 2.3V 3.0V
- Packages
 - 44-pin TSOP (Standard)
 - 48-Ball CSP BGA (8mm x 10mm)

Description

The V62C21164096 is a 4,194,304-bit static random-access memory organized as 262,144 words by 16 bits. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.



Functional Block Diagram

Device Usage Chart

Operating	Package Outline		Access Time (ns)		Po	wer	Tommorofuno	
Temperature Range	т	В	70	85			Temperature Mark	
0°C to 70°C	•	•	•	•	•	•	Blank	
–40°C to +85°C	•	•	•	•		•	I	

V62C21164096

Pin Descriptions

A0-A17 **Address Inputs**

These 18 address inputs select one of the 256K x 16 bit segments in the RAM.

CE₁, CE₂* Chip Enable Inputs

 \overline{CE}_1 is active LOW and CE_2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when deselected.

OF **Output Enable Input**

The output enable input is active LOW. With chip enabled, when \overline{OE} is Low and \overline{WE} High, data will be presented on the I/O pins. The I/O pins will be in the high impedance state when \overline{OE} is High.

*CE₂ is available on BGA package only.

UBE. LBE **Byte Enable**

Active low inputs. These inputs are used to enable the upper or lower data byte.

WE Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip enabled, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present at the I/O pins; when WE is LOW and OE is HIGH, the data present on the I/O pins will be written into the selected memory locations.

I/O₁–I/O₁₆ Data Input and Data Output Ports

These 16 bidirectional ports are used to read data from and write data into the RAM.

V _{CC}	Power Supply
GND	Ground

Pin Configurations (Top View) 44-Pin TSOP-II (Standard)

A4 ⊏ ⊐ A5 44 A3 🗆 43 ⊐ A6 2 A2 3 42 ⊐ <u>A</u>7 A1 🖂 41 $\frac{A0}{CE_1}$ 40 ⊐ UB 39 I/O1 38 □ I/O16 1/02 □ 37 □ I/O15 8 1/03 □ 36 I/O4 ⊏ 10 35 □ I/O13 VCC -34 11 GND = 33 ⊐ VCC 12 32 1/05 ⊏ 13 □ I/O12 I/O6 ⊏ 31 14 ⊐ I/O11 30 I/07 🗀 15 □ I/O10 29 I/O8 🗆 16 □ 1/09 WE 🗆 28 17 ⊐ NC A15 🗆 18 27 ⊐ A8 A14 🗆 19 26 ⊐ A9 A13 ⊏ 20 25 ⊐ A10 A12 ⊏ 21 24 ⊐ A11 23 A16 ⊏ 22 ⊐ A17 48 BGA 2 3 4 5 6 1 2 3 4 5 6 CE_2 BLE OE A0 A1 A2 А 000000 А I/O9 BHE **CE**₁ I/O1 В A3 A4 000000 В I/O11 A5 I/O2 I/O3 С I/O10 A6 С 0 0 0 0 0 0VSS I/O12 A17 A7 I/O4 vcc D 000000 D Е VCC I/O13 NC A16 I/O5 vss 000000 F I/O15 1/014 I/07 A14 A15 I/06 000000 G I/O16 NC WE I/08 A12 A13 G 000000 NC A8 A9 н A10 A11 NC 00000 Note: NC means no connect. TOP VIEW

TOP VIEW

Е

F

н

V62C21164096

Part Number Information



Absolute Maximum Ratings ⁽¹⁾

Symbol	/mbol Parameter		Industrial	Units
V _{CC}	Supply Voltage	-0.5 to V _{CC} + 0.5	-0.5 to V _{CC} + 0.5	V
V _N	Input Voltage	-0.5 to V _{CC} + 0.5	-0.5 to V _{CC} + 0.5	V
V _{DQ}	Input/Output Voltage Applied	V _{CC} + 0.3	V _{CC} + 0.3	V
T _{BIAS}	Temperature Under Bias	-10 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C

NOTE:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Capacitance* T_A = 25°C, f = 1.0MHz

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	6	pF
C _{OUT}	Output Capacitance	$V_{I/O} = 0V$	8	pF

NOTE:

1. This parameter is guaranteed and not tested.

Truth Table

Mode		CE2	OE	WE	UBE	LBE	I/O ₉₋₁₆ Operation	I/O ₁₋₈ Operation
Standby	Н	Х	Х	Х	Х	Х	High Z	High Z
Standby	Х	L	Х	Х	Х	Х	High Z	High Z
Output Disable	L	Н	Х	Х	Н	Н	High Z	High Z
Output Disable	L	Н	Н	Н	Х	Х	High Z	High Z
Read	L	Н	L	Н	L	L	D _{OUT}	D _{OUT}
Read	L	Н	L	Н	L	Н	D _{OUT}	High Z
Read	L	Н	L	Н	Н	L	High Z	D _{OUT}
Write	L	Н	Х	L	L	L	D _{IN}	D _{IN}
Write	L	Н	Х	L	L	Н	D _{IN}	High Z
Write	L	Н	Х	L	Н	L	High Z	D _{IN}

NOTE:

X = Don't Care, L = LOW, H = HIGH

V62C21164096

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V _{IL}	Input LOW Voltage ^(1,2)		-0.3	_	0.4	V
V _{IH}	Input HIGH Voltage ⁽¹⁾		2.0	_	V _{CC} + 0.3	V
Ι _{ΙL}	Input Leakage Current	$V_{CC} = Max, V_{IN} = 0V \text{ to } V_{CC}$	-1	_	1	μΑ
I _{OL}	Output Leakage Current	$V_{CC} = Max, \overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	-1		1	μΑ
V _{OL}	Output LOW Voltage	$V_{CC} = Min, I_{OL} = 2.1mA$	—	_	0.4	V
V _{OH}	Output HIGH Voltage	$V_{CC} = Min, I_{OH} = -0.5mA$	V _{CC} -0.4	_	—	V

DC Electrical Characteristics (over all temperature ranges, V_{CC} = 2.3V - 3.0V)

Symbol	Parameter	Power	Com. ⁽³⁾	Ind. ⁽³⁾	Units
I _{CC1}	Average Operating Current, $\overline{CE}_1 = V_{IL}$, $CE_2 = VCC - 0.2V$, Output Open,	f = fmax	35	40	mA
	V _{CC} = Max.		4	5	
I _{SB}	TTL Standby Current	L	0.5	1	mA
	$ \begin{array}{l} \mbox{TTL Standby Current} \\ \hline \mbox{CE} \geq V_{IH}, \ V_{CC} = Max., \ f = 0 \end{array} $	LL	0.3	1	
I _{SB1}	CMOS Standby Current, $\overline{CE}_1 \ge V_{CC} - 0.2V$, $CE_2 < 0.2V$	L	10	15	μΑ
	$V_{IN} \geq V_{CC} - 0.2 V \text{ or } V_{IN} \leq 0.2 V, V_{CC} = Max., f = 0$	LL	4	6	

NOTES:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. V_{IL} (Min.) = -3.0V for pulse width < 20ns.

3. Maximum values.

AC Test Conditions

Input Pulse Levels	0 to 2.0V
Input Rise and Fall Times	5 ns
Timing Reference Levels	1.1V
Output Load	see below

AC Test Loads and Waveforms



* Includes scope and jig capacitance $C_L = 30 \text{ pF} + 1 \text{ TTL Load}$

Key to Switching Waveforms



V62C21164096

Data Retention Characteristics

Symbol	Parameter		Power	Min.	Typ. ⁽²⁾	Max.	Units
V _{DR}	$\label{eq:V_CC} \begin{array}{l} \frac{V_{CC}}{CE} \text{ for Data Retention} \\ \overline{CE}_1 \geq V_{CC} - 0.2 \text{V}, \ \text{CE}_2 < 0.2 \text{V}, \ \text{V}_{IN} \geq V_{CC} - 0.2 \text{V}, \\ \text{or } V_{IN} \leq 0.2 \text{V} \end{array}$			1.2	_	3.0	V
I _{CCDR}	Data Retention Current	Com'l	L	_	1	3	μA
	$\overline{CE}_1 \ge V_{DR} - 0.2V, CE_2 < 0.2V, V_{IN} \ge V_{CC} - 0.2V, or V_{IN} \le 0.2V, V_{DR} = 1.2V$		LL	_	0.5	2	
		Ind.	L	_	—	5	
			LL	_	_	4	
t _{CDR}	Chip Deselect to Data Retention Time			0	—	_	ns
t _R	Operation Recovery Time (see Retention Waveform)		t _{RC} ⁽¹⁾	_	_	ns

NOTES:

1. t_{RC} = Read Cycle Time 2. T_A = +25°C.

Low V_{CC} Data Retention Waveform (CE Controlled)



V62C21164096

AC Electrical Characteristics

(over all temperature ranges)

Read Cycle

Parameter		7	0	8		
Name	Parameter	Min.	Max.	Min.	Max.	Unit
t _{RC}	Read Cycle Time	70	—	85	—	ns
t _{AA}	Address Access Time	—	70	_	85	ns
t _{ACS}	Chip Enable Access Time	—	70	_	85	ns
t _{BA}	UBE, LBE Access Time	—	70	—	85	ns
t _{OE}	Output Enable to Output Valid	—	35	_	35	ns
t _{CLZ}	Chip Enable to Output in Low Z	10	—	10	—	ns
t _{BLZ}	UBE, LBE to Output in Low Z	10	—	10	—	ns
^t OLZ	Output Enable to Output in Low Z	5	—	10	—	ns
^t CHZ	Chip Disable to Output in High Z	0	25	0	30	ns
t _{OHZ}	Output Disable to Output in High Z	0	25	0	30	ns
t _{BHZ}	UBE, LBE to Output in High Z	0	25	0	30	ns
^t OH	Output Hold from Address Change	5	_	10	—	ns

Write Cycle

Parameter		7	70	8		
Name	Parameter	Min.	Max.	Min.	Max.	Unit
t _{WC}	Write Cycle Time	70	_	85	—	ns
t _{CW}	Chip Enable to End of Write	60	—	70	—	ns
t _{AS}	Address Setup Time	0	_	0	—	ns
t _{AW}	Address Valid to End of Write	60	_	70	—	ns
t _{WP}	Write Pulse Width	50	—	60	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{WHZ}	Write to Output High-Z	0	20	0	25	ns
t _{DW}	Data Setup to End of Write	35	—	40	—	ns
t _{DH}	Data Hold from End of Write	0	—	0	—	ns
t _{BW}	UBE, LBE to End of Write	60	_	70	—	ns

V62C21164096

Switching Waveforms (Read Cycle)

Read Cycle 1^(1, 2, 7)



Read Cycle 2^(1, 2, 4, 6, 7)





NOTES:

- 1.
- 2.
- $\frac{\overline{\text{WE}}}{\overline{\text{CE}}_{1}} = V_{\text{IL}}.$ $\frac{\overline{\text{CE}}_{1}}{\overline{\text{CE}}_{1}} = V_{\text{IL}}.$ $\frac{\overline{\text{CE}}_{2}}{\overline{\text{CE}}_{1}} = V_{\text{IL}}.$ $\overline{\text{CE}}_{1} = V_{\text{IL}}.$ $\overline{\text{CE}}_{2} = V_{\text{IL}}.$ $\overline{\text{CE}}_{1} = V_{\text{IL}}.$ $\overline{\text{CE}}_{2} = V_{\text{IL}}.$ 3.
- 4. $\overline{OE} = V_{IL}$.
- <u>Transition is me</u>asured \pm 500mV from steady state with C_L = 5pF. This parameter is guaranteed and not 100% tested. 5.
- 6.
- $\frac{1}{\text{UBE}} = \text{V}_{\text{IL}}, \text{ LBE} = \text{V}_{\text{IL}}.$ CE₂ is offered on BGA package only. 7.

V62C21164096

Switching Waveforms (Write Cycle)

Write Cycle 1 (\overline{WE} Controlled)^(4, 7)



Write Cycle 2 (CE Controlled)^(4, 7)



NOTES:

- The internal write time of the memory is defined by the overlap of CE₁ and CE₂ active and WE low. All signals must be active to initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 2. t_{WR} is measured from the earlier of \overline{CE}_1 or \overline{WE} going high, or CE_2 going LOW at the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4. $\overline{OE} = V_{IL}$ or V_{IH} . However it is recommended to keep \overline{OE} at V_{IH} during write cycle to avoid bus contention.
- 5. If \overline{CE}_1 is LOW and CE_2 is HIGH during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 6. t_{CW} is measured from \overline{CE}_1 going low or CE_2 going HIGH to the end of write.
- 7. CE₂ is available on BGA package only.

V62C21164096

Package Diagrams 44-pin 400 mil TSOP-II



48 Ball-8x10 BGA







MOSEL VITELIC WORLDWIDE OFFICES

U.S.A.

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952 **TAIWAN** 7F, NO. 102

MIN-CHUAN E. ROAD, SEC. 3 TAIPEI PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209

NO 19 LI HSIN ROAD SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-579-5888 FAX: 886-3-566-5888

SINGAPORE

10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013

JAPAN

ONZE 1852 BUILDING 6F 2-14-6 SHINTOMI, CHUO-KU TOKYO 104-0041 PHONE: 03-3537-1400 FAX: 03-3537-1402

V62C21164096

UK & IRELAND

SUITE 50, GROVEWOOD BUSINESS CENTRE STRATHCLYDE BUSINESS PARK BELLSHILL, LANARKSHIRE, SCOTLAND, ML4 3NQ PHONE: 44-1698-748515 FAX: 44-1698-748516

GERMANY (CONTINENTAL EUROPE & ISRAEL)

BENZSTRASSE 32 71083 HERRENBERG GERMANY PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22

U.S. SALES OFFICES

NORTHWESTERN

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952

SOUTHWESTERN

302 N. EL CAMINO REAL #200 SAN CLEMENTE, CA 92672 PHONE: 949-361-7873 FAX: 949-361-7807 CENTRAL, NORTHEASTERN & SOUTHEASTERN 604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 214-352-3775 FAX: 214-904-9029

© Copyright , MOSEL VITELIC Inc.

Printed in U.S.A.

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC. MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.