



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

TFT LCD Approval Specification

(Specifically for Mitsubishi)

MODEL NO.: V562D1 - L02

Customer:	Mitsubishi
Approved by:	
Note:	

Approved By	TV Head Division					
	LY Chen					
		Due du et Deve le marent Div				

Reviewed By	QRA Dept.	Product Development Div.		
Horiowod By	Tomy Chen	WT Lin		
Prepared By	LCD TV Marketing and	Product Management Div.		
Fiepared by	Henry Teng			

Version2.5

1



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \bigotimes

- CONTEN	NTS -	
REVISION HISTORY		3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		5
2. ABSOLUTE MAXIMUM RATING 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 RATINGS OF IMAGE STICKING		7
3. ELECTRICAL MAXIMUM RATINGS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT		9
4. ELECTRICAL CHARACTERISTICS 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT 4.2.1 CCFL CHARACTERISTICS 4.2.2 INVERTER CHARACTERISTICS 4.2.3 INVERTER INTERTFACE CHARACTERISTIC		10
5. BLOCK DIAGRAM 5.1 TFT LCD MODULE		17
 6. LCD INPUT TERMINAL PIN ASSIGNMENT 6.1 TFT LCD MODULE DVI INPUT 6.2 TFT LCD MODULE POWER INPUT 6.3 BACKLIGHT UNIT 6.4 INVERTER UNIT 6.5 BLOCK DIAGRAM OF IMAGE SIGNAL 6.6 DVI SIGNAL LIST 6.7 DVI LINK TIMING REQUIREMENTS 		18
7. INTERFACE TIMING 7.1 INPUT SIGNAL TIMING SPECIFICATIONS 7.2 EXTENDED DISPLAY IDENTIFICATION DADA (EDID) 7.3 EXTENDED DISPLAY IDENTIFICATION DADA (EDID) 7.4 POWER ON/OFF SEQUENCE	CODE	25
8. OPTICAL CHARACTERISTICS 8.1 TEST CONDITIONS 8.2 OPTICAL SPECIFICATIONS		29
9. PRECAUTIONS 9.1 ASSEMBLY AND HANDLING PRECAUTIONS 9.2 SAFETY PRECAUTIONS 9.3 SAFETY STANDARDS		33
10. DEFINITION OF LABELS 10.1 CMO MODULE LABEL		34



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \bigotimes

11. PACKAGE 11.1 PACKING SPECIFICATIONS 11.2 PACKING METHOD		35
12. MECHANICAL CHARACTERISTICS		37
Appendix 1 (CMO Guarantee List)		41
Appendix 2 (Service Parts Revision Description)		41
Appendix 3 (Part No./Revision/Modification Record of	of Parts)	42
Reference1 (Modification Record of CC Board)		43
Reference2 (Modification Record of Inverter)		44
Reference3 (Modification Record of Screw Number	on BLU Frame)	45
Reference4 (Modification Record of Pin Supporter)		46
Reference5 (Externals Drawing of Service Parts)		47
Picture 1		52

REVISION HISTORY

Version	Date	Page (New)	Section	Description	
Ver 2.0	Mar. 9,'07	All	All	Approval Specification is first issued.	
Ver 2.1	Jun. 22,'07	6	1.5	Modify the value of Horizontal(H) and Vertical(V).	
		15	4.2.3	Note (4) EPWM duty ratio without inverter shut down is 0~95 % and 100%.	
		17	5.1	Modify CN1:S14B-PH-SM4-TB(D)(LF). Modify CN2:S12B-PH-SM4-TB(D)(LF).	
		20	6.4	Modify CN1:S14B-PH-SM4-TB(D)(LF).	
				Modify CN2:S12B-PH-SM4-TB(D)(LF).	
		41	-	Add Appendix 1	
		41	-	Add Appendix 2	
		42	-	Add Appendix 3	
		43	-	Add Reference 1	
		44	-	Add Reference 2	
		45	-	Add Reference 3	
		46	-	Add Reference 4	
		47	-	Add Reference 5	
		52	-	Add Picture 1	

Ver 2.2 Aug. 13,'07 12

OPTOELECTRONICS CORP.

4.2.1

m

Modify the value of Lamp Current.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

ver 2.2	Aug. 13, 07	12	4.2.1	Modify the value of Lamp Current.
		12	4.2.2	Modify the value of Power Consumption and Power Supply Current.
		13	4.2.2	Modify Note (4) $I_L = 5.5 \sim 6.5 \text{mA rms.}$
		13	4.2.2	Modify Note (6) average lamp current 6.3mA.
		29	8.1	Modify the value of Lamp Current.
		42	Appendix 3	Add C2 Revision.
		44	Reference 2	Add modification record of "CP point rework for 6.0mA lamp
				current".
Ver 2.3	Sep. 25,'07	41	Appendix 2	Modify inverter revision to Rev.2E (Rev.9).
Vel 2.3	3ep. 23, 07	41	Appendix 2 Appendix 3	Add record of "C2 After 10/5".
		44	Reference 2	Add modification record of "Rev.2E".
		40		
Ver 2.4	Feb. 12,'08	42	Appendix 3	Add record of C3.
	0	00	10	
Ver 2.5	Sep. 1,'08	38	12	Modify mechanical diagram to represent adding sensor holes.
		39	12	Modify mechanical diagram to represent adding sensor holes.
		42	Appendix 3	Add record of "C4".
			• •	
			I	1I

4



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V562D1-L02 is a 56" Thin-Film-Transistor Liquid-Crystal (TFT-LCD) module with one 32-CCFL backlight unit and 4 ports Single-DVI utilization. This module supports 3840 x 2160 Quad Full High Definition (QFHD) TV format and can display 16.7M colors (8-bit). The inverter module for backlight is also built-in.

1.2 FEATURES

- Ultra Wide Viewing Angle (176(H)/ 176(V) for CR>30)
- High Brightness (500 nits)
- High Contrast Ratio (1200:1)
- Ultra Fast Response Time (Gray to gray average 6.5 ms)
- High Color Saturation (NTSC 75%)
- QFHD (3840 x 2160 pixels) Resolution
- 4 Ports Single-DVI (Digital Visual Interface)
- RoHS Compliance

1.3 APPLICATION

- Luxurious Living Room TVs
- Public Display
- Home Theater
- Satellite Communication
- Medical Analyses/ Instruction
- Security and Monitoring
- Industrial Design
- 3D Display
- Digital Museum
- Multi-Media Display

1.4 GENERAL SPECIFICATIONS

Item	Unit	Note	
Active Area	1244.16 (H) x 699.84 (V) (56.2" diagonal)	mm	
Bezel Opening Area	1252.1 (H) x 707.8 (V)	mm	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	3840x R.G.B. x 2160	pixel	-
Pixel Pitch(Sub Pixel)	0.108 (H) x 0.324 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment Hard coating 3H Low reflection coating< 2% reflection		-	(1)

Note (1) The specifications of the surface treatment are temporarily for this phase. CMO reserves the rights to change this feature.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \Diamond

1.5 MECHANICAL SPECIFICATIONS

	Item		Тур.	Max.	Unit	Note
	Horizontal(H)	1309	1309.5	1310.2	mm	
Module Size	Vertical(V)	766.5	767	767.7	mm	
	Depth(D)	57.2	58.5	59.8	mm	To PCB cover
Depth(D)		61.9	63.2	64.5	mm	To inverter cover
W	Weight		23500	24000	g	



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02

2. ABSOLUTE MAXIMUM RATING


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol		Va	lue	Unit	Note
item			Min.	Max.	Unit	NOLE
Storage Temperature	T _{ST}		-20	+55	°C	(1)
Operating Ambient Temperature	T _{OP}		0	40	°C	(1), (2)
Shock (Non-Operating)	S _{NOP}	X, Y axis	-	30	G	(3), (5)
Shock (Non-Operating)	JNOP	Z axis	-	30	G	(3), (5)
Vibration (Non-Operating)	V _{NOP}		-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. (Ta \leq 40 $^{\circ}$ C).

- (b) Wet-bulb temperature should be 39 $^{\circ}$ C Max. (Ta > 40 $^{\circ}$ C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in your product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in your product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, and $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture. The module would not be twisted or bent by the fixture.





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval $\langle p \rangle$

2.2 RATINGS OF IMAGE STICKING


Item	Symbol	Value	Unit	Note
Room Temperature Image Sticking	RT IS	Invisibility	6% ND (%)	(1)(3)
High Temperature Image Sticking	HT IS	Invisibility	6% ND (%)	(2)(3)

Note (1) Room temperature image sticking test is at 25±3oC environment and fix the pattern A (checker pattern) for 12 hours.

Note (2) High temperature image sticking test is at 50±3oC environment and fix the pattern A for 12 hours.

Note (3) Inspection condition is at pattern B (128grade) after 5 mins from pattern A.

A. Pattern A (checker pattern)



B. Pattern B (128grade)





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02

3. ELECTRICAL MAXIMUM RATINGS

3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
	Cymbol	Min.	Max.	Onit	Note	
Power Supply Voltage	V _{CC1}	-0.3	20	V		
Fower Supply Voltage	V _{CC2}	-0.3	6	V		
DVI Termination Supply Voltage	AVcc		4.0	V		
DVI Signal Voltage on any pin	-	-0.5	4.0	V	(2)	
DVI Differential Mode Signal Voltage on any pin	-	-0.5	4.0	V		

Note: (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation

should be restricted to the conditions described under normal operating conditions.

(2) The maximum ratings of the DVI are specified in the DVI specification of DDWG.

3.2 BACKLIGHT UNIT

Item	Symbol	Va	lue	Unit	Note
ltern	Symbol	Min.	Max.	Onit	NOLE
Lamp Voltage	Vw	_	5000	V _{RMS}	
Power Supply Voltage	V_{BL}	0	30	V	(1)
Control Signal Level	—	-0.3	7	V	(2), (3)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation

should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control, Internal PWM Control, External PWM Control and Internal/External PWM Selection.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

 $\langle p \rangle$


4. ELECTRICAL CHARACTERISTICS

4.1 TFT LCD MODULE

1 TFT LCD M	ODULE						Ta = 2	5 ± 2 ºC
	Parameter				Value	Unit	Note	
i alametei			Symbol	Min.	Тур.	Max.	Unit	NOLE
Power Supply	Voltago		V _{CC1}	17.1	18	18.9	V	(1)
	vonage		V _{CC2}	4.5	5	5.5	V	(1)
Power Supply		/oltaga	V_{RP1}	-	-	400	mV	
Fower Suppry	rippie v	ollage	V_{RP2}			200	mV	
Rush Current			I _{RUSH1}	-	-	4.5	A	(2)
			I _{RUSH2}	-	-	14	A	(2)
White		White		-	1.9	2.5	Α	
		Black	I _{CC1}	-	0.7	-	A	(3)
		Vertical Stripe		-	1.5	-	A	
Power Supply	Current	White		-	5.4	-	A	
		Black	1	-	4.9	-	A	
		Vertical Stripe	I _{CC2}	-	5.5		A	
		V-Stripe-2column			7.2	9	Α	
	Differential Input Voltage Single Ended Amplitude		V	100	-	800	mV	(4) (5)
Receiver Resistor		esistor	Rτ	95	100	105	ohm	
CMOS Inpu	ut High T	hreshold Voltage	V _{IH}	2.7		3.3	V	
Interface Inpu	ut Low T	hreshold Voltage	V _{IL}	0	-	0.7	V	

Note: (1) The module should be always operated within the above ranges.

(2) Measurement conditions:









Issued Date: Sep. 1, 2008 Model No.: V562D1-L02

Vcc rising time is at least 470µs




(3)The specified power supply current is under the conditions at Vcc1 = 18 V, Vcc2 = 5 V, Ta = $25 \pm 2 \ ^{\circ}C$, $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.



- (4) The electrical characteristics of DVI are specified in the DVI specification of DDWG.
- (5) The receiver shall reproduce a test data stream, with pixel error rate 10^{-9} , when presented with input amplitude illustrate by the eye diagram.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02



4.2 BACKLIGHT UNIT

4.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta=25±2℃)

Parameter	Symbol		Value	Value		Note
Farameter	Symbol	Min.	Тур.	Max.	Unit	NOLE
Lamp Voltage	Vw	-	1728	-	V_{RMS}	$I_L = 5.7 \text{mA}$
Lamp Current	١L	5.5	6.0	6.5	mA _{RMS}	(1)
Lown Starting Valtage	V	-	-	2550	V _{RMS}	(2), Ta = 0 ºC
Lamp Starting Voltage	Vs		-	2350	V _{RMS}	(2), Ta = 25 ºC
Operating Frequency	F。	40	60	80	KHz	(3)
Lamp Life Time	L _{BL}	-	50000	-	Hrs	(4)

4.2.2 INVERTER CHARACTERISTICS (Ta=25±2℃)

Parameter	Symbol		Value		Unit	Note	
Farameter	Symbol	Min.	Тур.	Max.	Unit	Note	
Power Consumption	P _{BL}	-	315	330	W	(5), $I_L = 6.0 \text{mA}$	
Power Supply Voltage	V _{BL}	22.8	24.0	25.2	V _{DC}		
Power Supply Current	I _{BL}	-	13.13	13.75	Α	Non Dimming	
Input Ripple Noise	-	-	-	500	mV _{P-P}	V _{BL} =22.8V	
Oscillating Frequency	Fw	47	50	53	kHz		
Dimming frequency	F _Β	150	160	180	Hz		
Minimum Duty Ratio	D _{MIN}	_	20	-	%		

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:

Note (2) The lamp starting voltage V_S should be applied to the lamp for more than 1 second after startup.

Otherwise the lamp may not be turned on.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 $\pm 2^{\circ}$ C and I_L = 5.5 ~ 6.5mA rms.
- Note (5) The power supply capacity should be higher than the total inverter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 56" backlight unit under input voltage 24V , average lamp current 6.3 mA and lighting 30 minutes later.


OP

TOELECTRONICS CORP.

屏库:全球液晶屏交易中心



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02

4.2.3 INVERTER INTERTFACE CHARACTERISTICS

Parameter			Test		Value			
		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
On/Off Control Voltage	ON	V _{BLON}		2.0	_	5.0	V	
On/On Control Voltage	OFF	✓ BLON		0		0.8	V	
Internal/External PWM	HI	V _{SEL}		2.0	— -	5.0	V	
Select Voltage	LO	V SEL		0	_	0.8	V	
Internal PWM Control	MAX	V _{IPWM}	V _{SEL} = L	_		3.0	V	maximum duty ratio
Voltage	MIN	V IPWM	V SEL = L	_	0		V	minimum duty ratio
External PWM Control	HI	V _{EPWM}	$V_{SEL} = H$	2.0		5.0	V	duty on, Note(4)
Voltage	LO	V EPWM	V SEL - II	0		0.8	V	duty off, Note(4)
VBL Rising Time		Tr1	-	30	-	50	ms	
VBL Falling Time		Tf1	-	30	-	50	ms	
Control Signal Rising Tin	пе	Tr	_			100	ms	
Control Signal Falling Tir	ne	Tf	_	_		100	ms	
PWM Signal Rising Time		T _{PWMR}	_	_	-	50	us	
PWM Signal Falling Time		T _{PWMF}	_	_		50	us	
Input impedance		R _{IN}		1	—		MΩ	
BLON Delay Time		T _{on}	_	1			ms	
BLON Off Time		T _{off}	-	1	—	_	ms	


Note (1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM selection (SEL) during backlight turn on period.

- Note (2) The power sequence and control signal timing are shown in the following figure.
- Note (3) The power sequence and control signal timing must follow the figure below. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (4) EPWM duty ratio without inverter shut down is $0\sim95$ % and 100%.

15



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \oslash






Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

5. BLOCK DIAGRAM







Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

6. LCD INPUT TERMINAL PIN ASSIGNMENT

6.1 TFT LCD MODULE DVI INPUT

CN3, CN4, CN5, CN6 Connector Pin Assignment

Pin	Signal Assignment	Pin	Signal Assignment	Pin	Signal Assignment
1	T.M.D.S Data2-	9	T.M.D.S Data1-	17	T.M.D.S Data0-
2	T.M.D.S Data2+	10	T.M.D.S Data1+	18	T.M.D.S Data0+
3	T.M.D.S Data2/4 shield	11	T.M.D.S Data1/3 shield	19	T.M.D.S Data0/5 shield
4	No Connect	12	No Connect	20	No Connect
5	No Connect	13	No Connect	21	No Connect
6	DDC Clock	14	+5V Power	22	T.M.D.S Clock shield
7	DDC Data	15	Ground(for +5V)	23	T.M.D.S Clock+
8	No Connect	16	Hot Plug Detect	24	T.M.D.S Clock-
C1	No Connect	C2	No Connect	C3	No Connect
C4	No Connect	C5	No Connect		

Note:(1) CN3, CN4, CN5, CN6 Connector part no.: 74320-1004 (Molex) or equivalent.

(2) The DVI pin assignment is specified in the DVI specification of DDWG.

6.2 TFT LCD MODULE POWER INPUT

CN9 Connector Pin Assignment

Pin No.	Symbol	Description	Note
1	VIN	+18.0V power supply	
2	VIN	+18.0V power supply	
3	V5VC	+5.0V power supply	
4	V5VC	+5.0V power supply	
5	V5VC	+5.0V power supply	
6	NC	Not connection	
7	V5VC	+5.0V power supply	
8	NC	Not connection	
9	V5VC	+5.0V power supply	
10	NC	Not connection	
11	GND	Ground	
12	NC	Not connection	
13	GND	Ground	
14	NC	Not connection	
15	GND	Ground	
16	ODSEL	Overdrive Lookup Table Selection	(3)
17	GND	Ground	
18	GND	Ground	
19	GND	Ground	
20	GND	Ground	

Note: (1) CN9 connector part no.: S20B-PHDSS-B(LF)(SN), JST(日本壓著端子),德通端子 or equivalent.

(2) CN10 is just only for CMO internal testing.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval $\langle P \rangle$

 $(3) \ ODSEL \ (Overdrive \ Lookup \ Table \ Selection). \ The \ overdrive \ lookup \ table \ should \ be \ selected \ in \ frame$

accordance to the frame rate to optimize image quality.

ODSEL	Note
L	Lookup table was optimized for 60Hz frame rate.
H	Lookup table was optimized for 50Hz frame rate.

(4) "L" and "H" operation in (3) could follow "CMOS Interface" in Section 4.1.


6.3 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

	CN8-CN23: BH	IR-04VS-1 (JST).	
Pin	Name	Description	Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model BHR-04VS-1, manufactured by

JST.The mating header on inverter part number is SM02(12.0)B-BHS-1-TB(LF).





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval $\langle p \rangle$

6.4 INVERTER UNIT

CN1 (Master, Header): S14B-PH-SM4-TB (D)(LF)(JST) or equivalent

Pin No.	Symbol	Description
1		
2		
3	VBL	+24V _{DC} power input
4		
5		
6	-	
7	-	
8	GND	GND
9	-	
10		
11	SEL	Internal/external PWM selection High : external dimming Low : internal dimming
12	E_PWM	External PWM control signal E_PWM should be connected to ground when internal PWM was selected (SEL = Low).
13	I_PWM	Internal PWM Control Signal I_PWM should be connected to ground when external PWM was selected (SEL = High).
14	BLON	Backlight on/off control

CN2 (Slave, Header): S12B-PH-SM4-TB (D)(LF)(JST) or equivalent

Pin No.	Symbol	Description
1		
2		
3	VBL	+24V _{DC} power input
4		
5		
6		
7		
8	GND	GND
9		
10		
11	NC	NC
12	NC	NC

CN8-CN15 (Master, Header), CN16-CN23 (Slave, Header): SM02 (12.0) B-BHS-1-TB (LF)(JST) or equivalent

Pin No.	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval $\langle p \rangle$

CN3-CN4 (Master, Header), CN5-CN7 (Slave, Header): 528521070 (Molex)

Pin No.	Symbol	Description
1		Board to Board
2		Board to Board
3		Board to Board
4	1 .	Board to Board
5	Control	Board to Board
6	Signal	Board to Board
7		Board to Board
8		Board to Board
9		Board to Board
10		Board to Board

Note (1) Floating of any control signal is not allowed.

Version2.5


21



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

6.5 BLOCK DIAGRAM OF IMAGE SIGNAL

The video picture (3840x2160) should be divided into four parts: the left up side (1920x1080), the left down side (1920x1080), the right up side(1920x1080) and the right down side(1920x1080). Signals of these four parts should be delivered into the module individually through each single-DVI. And the protocol of DVI is specified in the DVI specification of DDWG.



Note: (1) It must be "synchronous" mutually between signals from CN3 and CN4.

CN5

- (2) It must be "synchronous" mutually between signals from CN5 and CN6.
- (3) It exists 1/3 frame buffer (i.e. buffer =1/3 x 1920 x1080 pixels) between (CN3/CN4) and (CN5/CN6)
- (4) Signals of CN4 and CN6 must always be delivered to keep all of the power that's necessary turned on normally during the operation.

CN3

CN4

(5) "Synchronous" written in (1) and (2) is defined as a time difference smaller than 7 CLKs.

CN6



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \bigotimes

6.6 DVI SIGNAL LIST

Signal Name	Signal Description	Note			
T.M.D.S. Signals					
T.M.D.S. Clock + & -	T.M.D.S. clock differential pair.				
T.M.D.S. Clock Shield	Shield for T.M.D.S. clock differential pair.				
T.M.D.S. Data0 + & -	T.M.D.S. link #0 channel #0 differential pair.				
T.M.D.S. Data0/5 Shield	Shared shield for T.M.D.S. link #0 channel #0 and link #1 channel #2.				
T.M.D.S. Data1 + & -	T.M.D.S. link #0 channel #1 differential pair.				
T.M.D.S. Data2/4 Shield	Shared shield for T.M.D.S. link #0 channel #2 and link #1 channel #1.				
T.M.D.S. Data2 + & -	T.M.D.S. link #0 channel #2 differential pair.				
T.M.D.S. Data1/3 Shield	Shared shield for T.M.D.S. link #0 channel #1 and link #1 channel #0.				
T.M.D.S. Data3 + & -	T.M.D.S. link #1 channel #0 differential pair.				
T.M.D.S. Data4 + & -	T.M.D.S. link #1 channel #1 differential pair.	(1)			
T.M.D.S. Data5 + & -	T.M.D.S. link #1 channel #2 differential pair.				
Control Signals					
Hot Plug Detect(HPD)	Signal is driven by monitor to enable the system to identify the				
	presence of a monitor.				
DDC Data	The data line for the DDC interface.				
DDC Clock	The clock line for the DDC interface				
+5V Power	+5 volt signal provided by the system to enable the monitor to				
	provide EDID data when the monitor circuitry is not powered.				
Ground (for +5V)	Ground reference for +5 volt power pin. Used as return by Hsync and				
	Vsync Signals.				
Analog Signals					
Analog Red	Analog Red signal.				
Analog Green	Analog Green signal.				
Analog Blue	Analog Blue signal.				
Analog Horizontal Sync	Horizontal synchronization signal for the analog interface.	(1)			
Analog Vertical Sync	Vertical synchronization signal for the analog interface.				
Analog Ground	Common ground for analog signals. Used as a return for analog red,				
	green and blue signals only.				


Note (1) No using.

(2) The DVI signal list is specified in the DVI specification of DDWG.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \Diamond

6.7 DVI LINK TIMING REQUIREMENTS



Symbol	Description	Value	Unit
t _B	Minimum duration blanking period required to ensure character		Т
	boundary recovery at the receiver. Blanking periods of this		T_{pixel}
	duration must occur at least once every 50mS (20Hz).		
t_E	Maximum encoding/serializer pipeline delay.	64	T_{pixel}
	Maximum recovery/de-serizlizer pipeline delay. Recovery timing includes inter-channel skew, and is measured from the earliest	64	T _{pixel}
	DE transition among the data channels.		

Note: The DVI link timing requirements are specified in the DVI specification of DDWG.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

7. INTERFACE TIMING

7.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DVI Receiver Clock (Single DVI)	Frequency	1/Tc	120	144	152	MHz	(2)
	Frame Rate	Fr5	47	50	53	Hz	(3)
Vertical Active Display Term		Fr6	57	60	63	Hz	(4) (5)
(Single DVI,1920x1080 Active Area)	Total	Τv	1082	1090	1150	Th	Tv=Tvd+Tvb
(Single DVI, 1920x1080 Active Area)	Display	Tvd	-	1080	-	Th	
	Blank	Tvb	2	10	70	Th	
Horizontal Active Display Term	Total	Th	2190	2200	2350	Тс	Th=Thd+Thb
(Single DVI,1920x1080 Active Area)	Display	Thd	-	1920	-	Тс	
(Single DVI, 1920x1080 Active Area)	Blank	Thb	270	280	430	Тс	

Note: (1) Since this module is operated in DE only mode, Hsync and Vsync input signals should be set to

low logic level. Otherwise, this module would operate abnormally.

- (2) The value of Typ. is based on 60Hz operation.
- (3) (ODSEL) = (H). Please refer to Section 6.2 for detail information.
- (4) (ODSEL) = (L). Please refer to Section 6.2 for detail information.
- (5) The value of Max. will be modified beyond 60 Hz in the future due to the improvement from design.



Note: The single link T.M.D.S. channel map is specified in the DVI specification of DDWG.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

7.2 EXTENDED DISPLAY IDENTIFICATION DADA (EDID) STRUCTURE

Ν

OPTOELECTRONICS CORP.

Address	No. bytes		Description	Address	No. bytes		Description
00h	8	Bytes	Header	1Ch		1	Red -y
00h		1	00h	1Dh		1	Green -x
01h		1	FFh	1Eh		1	Green -y
02h		1	FFh	1Fh		1	Blue -x
03h		1	FFh	20h		1	Blue -y
04h		1	FFh	21h		1	White -x
05h		1	FFh	22h		1	White -y
06h		1	FFh	23h	3	Bytes	Established Timings
07h		1	00h	23h		1	Established Timings 1
08h	10	Bytes	Vender/Product Identification	24h		1	Established Timings 2
08h		2	ID Manufacturer Name	25h		1	Manufacturers Reserved Timings
0Ah		2	ID Product Code	26h	16	Bytes	Standard Timing Identification
0Ch		4	ID Serial Number	26h		2	Standard Timing Identification #1
10h		1	Week of Manufacture	28h		2	Standard Timing Identification #2
11h		1	Year of Manufacture	2Ah		2	Standard Timing Identification #3
12h	2	Bytes	EDID Structure Version/Revision	2Ch		2	Standard Timing Identification #4
12h		1	Version #	2Eh		2	Standard Timing Identification #5
13h		1	Revision #	30h		2	Standard Timing Identification #6
14h	5	Bytes	Basic Display Parameters/Features	32h		2	Standard Timing Identification #7
14h		1	Video Input Definition	34h		2	Standard Timing Identification #8
15h		1	Max.Horizontal Image Size	36h	72	Bytes	Detailed Timing Descriptions
							Detailed Timing Description #1 of
16h		1	Max.Vertical Image Size	36h		18	Monitor Descriptor.
			Display Transfer Characteristic				Detailed Timing Description #2 of
17h		1	(Gamma)	48h		18	Monitor Descriptor.
							Detailed Timing Description #3 c
18h		1	Feature Support	5Ah		18	Monitor Descriptor.
							Detailed Timing Description #4 c
19h	10	Bytes	Color Characteristics	6Ch		18	Monitor Descriptor.
19h		1	Red / Green Low Bits	7Eh	1	Byte	Extension Flag
1Ah		1	Blue / White Low Bits	7Fh	1	Byte	Checksum
1Bh		1	Red -x				

Note: The EDID structure is specified in the EDID standard of VESA.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval $\langle p \rangle$

7.3 EXTENDED DISPLAY IDENTIFICATION DADA (EDID) CODE

ADDR	0	1	2	3	4	5	6	7 - 8	9	A	В	С	D	Е	F
000000	00	FF	FF	FF	FF	FF	FF	00 – 3A	C4	10	A0	64	00	00	00
000010	31	0F	01	03	80	34	21	78 – EE	EE	50	A3	54	4 C	9B	26
000020	0F	50	54	00	00	00	01	01 - 01	01	01	01	01	01	01	01
000030	01	01	01	01	01	01	34	38 - 80	18	71	38	0 A	40	10	50
000040	12	00	54	30	34	00	00	18 – D6	2 E	80	18	71	38	0 A	40
000050	10	50	12	00	54	30	34	00 - 00	18	F6	2C	80	18	71	77
000060	0 A	40	10	50	12	00	54	30 - 34	00	00	18	00	00	00	00
000070	00	00	00	00	00	00	00	00 - 00	00	00	00	00	00	00	38


Note:(1) The EDID code implies 60Hz, 50Hz and 48Hz.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval $\langle P \rangle$

7.4 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be followed as the diagram below.



Note : (1) The supplied voltage of the external system for the module input should follow the definition of Vcc1,2.

- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of Vcc1,2 is in off level, please keep the level of input signals on the low and avoid floating.
- (4) T4 should be measured after the module being fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.

Version2.5

28



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval $\langle P \rangle$

8. OPTICAL CHARACTERISTICS

8.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Та	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V _{CC}	5.0	V
Input Signal	According to typical v	alue in "3. ELECTRICAL (CHARACTERISTICS"
Lamp Current	l	6.0±0.5	mA
Oscillating Frequency (Inverter)	FL	50±3	KHz
Frame Rate	Fr	60	Hz

8.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 8.2 Notes. The following items should be measured under the test conditions described in 8.1 and stable environment shown in Note (6).

							1	
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio	I Contraction of the second	CR		900	1200		-	Note (2)
Response Time		Gray to gray		\bigcirc	6.5		ms	Note (3)
Center Lumina	ance of White	L _C		450	500		cd/m ²	Note (4)
Average Lumi	nance of White	L _{AVE}		400	450	-	cd/m ²	Note (4)
White Variation		δW				1.6	-	Note (7)
Cross Talk		СТ	θ _x =0°, θ _Y =0°			4	%	Note (5)
	Ded	Rx	Viewing angle at		0.651		-	
	Red	Ry	normal direction		0.332		-	
	Green	Gx			0.269		-	
Quiter		Gy		Тур.	0.593	Тур.	-	
Color	Blue	Bx		-0.03	0.144	+0.03	-	Note (6)
Chromaticity		Ву			0.060		-	
		Wx			0.285		-	
	White	Wy			0.293		-	
	Color Gamut	C.G		72	75		%	NTSC
Viewing Angle	L le vi- e v te l	θ _x +		80	88			
	Horizontal	θ _x-		80	88			
) (autional	θ γ+	CR≥30	80	88		Deg.	Note (1)
	Vertical	θ γ-		80	88		1	


One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

Note (1) Definition of Viewing Angle ($\theta x, \theta y$):

Viewing angles are measured by Eldim EZ-Contrast 160R



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (7), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Note (3) Definition of Gray to Gray Switching Time:



The driving signal means the signal of gray level 0, 63, 127, 191, 255.

Gray to gray average time means the average switching time of gray level 0,63,127,191,255 to each other.

30

www.panelook.com

屏库:全球液晶屏交易中心



CHIMEI OPTOELECTRONICS CORP. Issued Date: Sep. 1, 2008 Model No.: V562D1-L02

Note (4) Definition of Luminance of White (L_C , L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

$$L_{C} = L(7)$$

 $L_{AVE} = [L (4) + L (5) + L (7) + L (9) + L (10)] / 5$

Where L (x) is corresponding to the luminance of the point X at the figure in Note (7).


Note (5) Definition of Cross Talk (CT):

 $CT = |Y_B - Y_A| / Y_A \times 100$ (%)

Where:

 Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

 Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)






Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

Note (6) Measurement Setup:


The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.



Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 13 points

δW = Maximum [L (1), L (2), L (3), L (4), · · · , L (13)] / Minimum [L (1), L (2), L (3), L (4), · · · , L (13)]





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

9. PRECAUTIONS

9.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) When storing modules as spares for a long time, the following precaution is necessary.
 - a. Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
 - b. The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

9.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

9.3 SAFETY STANDARDS

The LCD module should be certified with safety regulations as follows:

- (1) UL60950-1 or updated standard.
- (2) IEC60950-1 or updated standard.
- (3) UL60065 or updated standard.
- (4) IEC60065 or updated standard.

www.panelook.com

屏库:全球液晶屏交易中心




Issued Date: Sep. 1, 2008 Model No.: V562D1-L02

10. DEFINITION OF LABELS

10.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.

- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

11. PACKAGE

11.1 PACKING SPECIFICATIONS

- (1) 2 LCD TV modules / 1 Box
- (2) Box dimensions : 1448(L) X 372 (W) X 901 (H)
- (3) Weight : approximately 56Kg (2 modules per box)
- (4) One protective film is attached on the LCD TV

11.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method







Figure.9-1 packing method






Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval $\langle p \rangle$






Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \oslash

12. MECHANICAL CHARACTERISTIC






Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \bigotimes






Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \bigotimes





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

Appendix 1 (CMO Guarantee List)

- (1) If CMO changes the content in LCD module, CMO shall obtain Mitsubishi's approval in advance.
- (2) If CMO changes the production facility and factory, CMO shall obtain Mitsubishi's approval in advance.
- (3) CMO inspects panels before shipping them out, and CMO shall send Mitsubishi the inspection data.
- (4) For EMI solution, put the conductive tapes on 4 sides.
- (5) There must not be obstacle in the image display.
- (6) There must not be "Low Temperature Noise".
- (7) No gluing float of the "L-shape" flat-cable. Please refer to the figure on page 37.
- (8) Customers could use this LCD module by "tilting" or "face up" without any problem except for OPT performance slightly different from standard use. But please don't use this LCD module by portrait type.
- (9) If any questions arise about criteria not mentioned in this spec, CMO and Mitsubishi shall discuss in good faith to decide corrective action and new criteria based on mutual consent.

Appendix 2 (Service Parts Revision Description)

CC Board : Part No. 35-D017080, Rev.03

Tcon (CR) Board : Part No. 35-D017058, Rev.06

Tcon (CL) Board : Part No. 35-D017057, Rev.06

INVERTER : Part No. 27-D006305, Rev.2E (Rev.9)

Note: Externals drawing of these service parts is referred in Reference 5.

Version2.5

41



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \Diamond

Appendix 3 (Part No./Revision/Modification Record of Parts)

Module Revision (Date) Item	В3	Β4	B6	CI	C2	C2 (After 10/5)	C3	C4
LCD process	2 cut available		l cut available	2 cut available (Fine tune TFT/ CF total pitch)	(New BM m	2 cut available hask for light leal		ving)
Liquid Crystal (LC)	М3	M52						
Tcon (CR/CL) Board	CR:Part No. 35-D015208, Rev.05 CL: Part No. 35-D015207, Rev.05	CR: Part No. 35-D017058, Rev.06 CL: Part No. 35-D017057, Rev.06						
CC Board (Reference 1)	Part No. 35-D015667, Rev.02	Part No. 35-D017080, Rev.03						
Inverter (Part No. 27-D006305) (Reference 2)	Rev.1C (Rev.7)	Rev.1D/ Rev.1E (Rev.8/ Rev.9)		ev.1E Rev.9)	Rev.1E (Rev.9) P.S. Rework CP points for 6.0 mA lamp current.			r 6.0
CCFL (Lamp)	The same		F	Adjustment of ph	osphor ratio fo	r brightness en	hancemen	t
4 Sides Conductive Tape for EMI Improvement	No		Yes	s (1.5 mm)	Yes (0.8 mm)			
Screw Number for Fixing Frame of BLU (Reference 3)	10	8	8 10					
Pin Supporter (Reference 4)	Individual (attached by glue)	Combined with lamp supporter						
Sensor Holes on BLU		W/O Two Holes						

m

屏库:全球液晶屏交易中心



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

Reference 1 (Modification Record of CC Board)

OPTOELECTRONICS CORP.

CC Board Part No./Revision Item	35-D015667/ Rev.02	35-D017080/ Rev.03		
CN9	LM113P-020- TF1-3 (by UNE)	S20B-PHDSS-B(LF)(SN) (by JST)		
Refer to 1 on Picture 1				
Change Reason: To increase the ability of each pin enduring current to increase safety.				
OPAMP	Refer to Picture 1			
Refer to 2 on Picture 1				
Resistor Refer to Picture 1 Refer to 3 on Picture 1 Change Reason: To change the way of dividing voltage.				
Change Reason. To change the v	vay of dividing voltage.			
Test Point Refer to 4 on Picture 1	Refer to Picture 1			
Change Reason: To add test point offering a easy way for CMO's internal EEPROM coding.				
Capacitor Refer to 5 on Picture 1	1206	0603		
Change Reason: It will have shortage risk if 1206 is continuously used.				



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \Diamond

Reference 2 (Modification Record of Inverter)


Reference 2 (Modification Record of Inverter) Inverter Part No./Revision Item Transformer	27-D006305 Rev.1C (Rev.7)	27-D006305 Rev.1D (Rev.8)	27-D006305 Rev.1E (Rev.9)	27-D006305 Rev.1E (Rev.9) (Rework CP points for 6.0 mA lamp current)	27-D006305 Rev.2E (Rev.9) (Modify resistors for 6.0 mA lamp current)
(T301~T308, T401~T408)	EI-20.4	20.4 EI22.3			
Change Reason: (1)To increase the power rating of transformer while the temperature of device could be decreased as well to make reliability better. (2)Since(1), several parameters within the protective and feedback circuit will be modified to optimize the inverter performance.					
CN3, CN4, CN5, CN6, CN7			3521070 (Ma (Color: White	. ,	
Change Reason: To avoid the shortage risk of 7151-E10N (E&T), no special functional concern for this change.					
CP Points (C301, C303, C401, C403)		Open		Short	Open
Change Reason: To change lamp current from 5.7 mA to 6.0mA(Short term solution).					
Resistors (R330, R331, R430, R431)	174 ohm			165 ohm	
Change Reason: To change lamp current from 5.7 mA to 6.0mA(Long term solution).					



OPTOELECTRONICS CORP.

Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

Reference 3 (Modification Record of Screw Number on BLU Frame)




OP



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

Reference 4 (Modification Record of Pin Supporter)


TOELECTRONICS CORP.





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \oslash


Reference 5 (Externals Drawing of Service Parts) CC Board (DVI holder not included)





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \oslash


Tcon (CR) Board





Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval \oslash

Tcon (CL) Board



TOELECTRONICS CORP.




Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

INVERTER (Master)

OP

m






www.panelook.com

屏库:全球液晶屏交易中心

Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

INVERTER (Slave)



 $\langle \! \! \rangle$

OPTOELECTRONICS CORP.



Issued Date: Sep. 1, 2008 Model No.: V562D1-L02 Approval

Picture 1

m

CC Board Part No. / Revision	35-D015667/ Rev.02	35-D017080/ Rev.03
Picture		