

- □ Tentative Specification
- □ Preliminary Specification
- Approval Specification

MODEL NO.: V546HK3 SUFFIX: LS1

Ver. C5

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your conficomments.	irmation with your signature and

Approved By	Checked By	Prepared By
Chao-Chun Chung	Ken Wu	YI-CHEN Chiang

Date:02 M ay.2012 Version 2.1



CONTENTS

REVISION HISTORY	4
1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	
1.2 FEATURES	
1.3 APPLICATION	
1.4 GENERAL SPECIFICATIONS	
1.5 MECHANICAL SPECIFICATIONS	
2. ABSOLUTE MAXIMUM RATINGS	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	
2.2 ELECTRICAL ABSOLUTE RATINGS	8
2.2.1 TFT LCD MODULE	8
2.2.2 BACKLIGHT CONVERTER UNIT	8.
3. ELECTRICAL CHARACTERISTICS	9
3.1 TFT LCD MODULE	9
3.2 BACKLIGHT UNIT	12
3.2.1 LED LIGHT BAR CHARACTERISTICS (Ta = 25 2 C)	12
3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 2 C)	12
Note (6) Below diagram is only for power supply design reference	
3.2.3 CONVERTER INTERFACE CHARACTERISTICS	14
4. BLOCK DIAGRAM OF INTERFACE	16
4.1 TFT LCD MODULE	16
5 .INPUT TERMINAL PIN ASSIGNMENT	1.7
5.1 TFT LCD MODULE	17
Note (11) Please reference Appendix A	21
5.2 BACKLIGHT UNIT	22
5.3 DRIVING BOARD UNIT	23
5.4 BLOCK DIAGRAM OF INTERFACE	
5.5 LVDS INTERFACE	
5.6 COLOR DATA INPUT ASSIGNMENT	27
6. INTERFACE TIMING	28

6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 2 C)	28
6.1.1 Timing spec for Frame Rate = 50Hz	28
6.1.2 Timing spec for Frame Rate = 60Hz	29
6.2 POWER ON/OFF SEQUENCE	33
6.2.1 POWER ON/OFF SEQUENCE	33
6.2.2 2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON	34
7. OPTICAL CHARACTERISTICS	35
7.1 TEST CONDITIONS	35
7.2 OPTICAL SPECIFICATIONS	36
8. DEFINITION OF LABELS	42
8.1 CMI MODULE LABEL	42
9. Packaging	43
9.1 PACKING SPECIFICATIONS	43
9.2 PACKING METHOD	43
10.Internal Standart	45
10.1 ASSEMBLY AND HANDLING PRECAUTIONS	
10.2 EMC	45
11. PRECAUTIONS	46
11.1 ASSEMBLY AND HANDLING PRECAUTIONS	46
11.2 SAFETY PRECAUTIONS	46
12. MECHANICAL CHARACTERISTIC	4.7



REV IS ION HIS TORY

Version	Date	Page (New)	Section	Description
0.0	Oct. 14,11	all	all	Tentative Specification Ver 0.0 was first issued.
1.0	Nov.10,11	all	all	Preliminary Specification Ver1.0 was first issued.
1.1	Dec.22,11	9 36 47	3.1 7.2 12	Update electrical characteristic Update optical specification Update mechanical characteristic
2.0	Feb.07,12	1 13	3.2.2	Update ver. C5 Update power supply reference diagram
2.0	Feb.29,12	12	3.2	Modify Light Bar and Converter Characteristic
2.1	May.02,12	14	3.2.3	Modify Converter Interface Characteristic.

1. GE NERAL DES CRIPTION

1.1 OVERVIEW

V546HK3-LS1 is a 54.6" TFT Liquid Crystal Display module with LED Backlight unit and 2ch-LVDS interface.

This module supports 1920 x 1080 HDTV format and can display true 16.7M colors (10-bit). The driving board module for backlight is built-in.

1.2 FE ATURES

- High brightness 350nits
- High contrast ratio 5000:1
- Fast response time Gray to Gray typical 6ms
- High color saturation 72% NTSC
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 120 Hz frame rate
- Ultra wide viewing angle: Super MVA technology
- RoHs compliance

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Unit	Note	
Active Area	1209.6(H) x 680.4(V) (54.6" diagonal)	mm	(1)
Bezel Opening Area			
Driver Element	a-si TFT active matrix	.=.	0.5
Pixel Number	1920x R.G.B. x 1080	pixel	
Pixel Pitch(Sub Pixel)	0.21(H) x 0.63(V)	mm	14
Pixel Arrangement	RGB vertical stripe		X.
Display Colors	16.7M	color	ñ#
Display Operation Mode	Transmissive mode / Normally black	0 -	
Surface Treatment	Anti-Glare coating (Haze 3.5%), Hardness 3H	(=)	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) Please refer sec 3.1 and 3.2 for more information of Power consumption

Note (3) The spec of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.



1.5 MECHANICAL SPECIFICATIONS

1	Item	Min.	Тур.	Тур. Мах.		Note	
	Horizontal (H)	1235.9	1237.4	1238.9	mm	Module Size	
	Vertical (V)	709.8	711.3	712.8	mm		
Module Size Weight		16.4	18.4	19.4	mm	To Rear	
	Depth (D)	23	24	25	mm	To converter cover	
	Weight	16300	16800	17200	g	Weight	

Note (1)Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.




2. ABSO LUTE MAXIMUM RATINGS


Global LCD Panel Exchange Center

2.1 ABS OLUTE RATINGS OF ENVIRONMENT

Itam	Symbol — T _{ST} T _{OP}		Va	alue	Unit	Note	
Item			Min.	Max.		Note	
Storage Temperature			-20	+60	°C	(1)	
Operating Ambient Temperature			0	50	°C	(1), (2)	
Shook (Non Operating)		X, ±Y		30		(2) (5)	
Shock (Non-Operating)	S _{NOP}	±Ζ	. 	30	- G	(3), (5)	
Vibration (Non-Operating)	V _{NOP}		7 — 1	1.0	G	(4), (5)	

- Note (1) Temperature and relative humidity range is shown in the figure below.
 - (a) 90 %RH Max. ($Ta \le 40$ C).
 - (b) Wet-bulb temperature should be 39 C Max. (Ta > 40 C).
 - (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for ? X, Y, ? Z.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.







2.2 ELECTRICAL ABS OLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Va	Value Unit		Note
110111	Cyllibol	Min.	Max.	7 0	11010
Power Supply Voltage	V _{cc}	-0.3	13.5	V	(1)
Logic Input Voltage	V _{IN}	-0.3	3.6	V	(1)

2.2.2 BACKL IGHT CONVERTER UNIT

Item	Symbol	Test Condition	Min.	Туре	Max.	Unit	Note
Light Bar Voltage	Vw	Ta = 25 ℃	(#)	-	60	V _{RMS}	3D Mode
Converter Input Voltage	V _{BL}	-	0	-	30	V	
Control Signal Level	-	=	-0.3	2 9	6	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and External PWM Control.

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

(Ta = 25 2 C)

	Dans	otor.	Comphal		Value	1124		
	Param	eter	Symbol	Min. Typ. Max.		- Unit	Note	
Power Supply Voltage		V _{cc}	10.8	12	13.2	V	(1)	
Rush Curr	ent		I _{RUSH}	 3	r 	2.67	Α	(2)
		White Pattern	-	 1	9.36	11.52	W	
Power Co	nsumption	Horizontal Stripe			19.92	24	W	
		Black Pattern	_	<u></u> 0	8.88	10.8	W	(3)
		White Pattern	_	-	0.78	0.96	Α	
Power Supply Current		Horizontal Stripe	-	1 - 4	1.66	2	А	Č.
		Black Pattern	_		0.74	0.9	А	
	Differential Ir Threshold Vo		V _{LVTH}	+100	-	_	mV	
	Differential Ir	Differential Input Low Threshold Voltage Common Input Voltage Differential input voltage		11-1 3	-	-100	mV	
LVDS interface				1.0	1.2	1.4	V	(4)
	Differential in (single-end)			200		600	mV	
		Terminating Resistor		 .:	100	-	ohm	
CMIS	Input High TI	nreshold Voltage	V _{IH}	2.7	=	3.3	V	
interface	Input Low Th	reshold Voltage	V _{IL}	0	0===	0.7	V	


Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:






PRODUCT SPECIFICATION



Vcc rising time is 470us




Note (3) The specified power consumption and power supply current is under the conditions at Vcc = 12 V, Ta = 25 2 C, $f_v = 120$ Hz, whereas a power dissipation check pattern below is displayed.


Version 2.1 10 Date:02 M ay.2012

Global LCD Panel Exchange Center





Note (4) The LVDS input characteristics are as follows:





3.2 BACKL IGHT UNIT

3.2.1 LED LIGHT BAR CHARACTER ISTICS (Ta = 25 2 C)

Doromotor	Cumbal		Value	11-4	NI T		
Parameter	Symbol -	Min.	Тур.	Max.	- Unit	Note	
Total Current (16 String)	If	i = i	1840	1950.4	mA		
0 0 0	I _{L(2D)}	**	115	121.9	mA		
One String Current	I _{L(3D)}	:#X	450	477	mApeak	3D ENA=ON	
LED Forward Voltage	V _f	5.7	6.1	6.4	V _{DC}	I _L =115mA	
One String Voltage	V _W	45.6	#8	51.2	V _{DC}	I _L =115mA	
One String Voltage Variation	△Vw	-	= 0	2	V		
Life time		30,000	3	78	Hrs	(1)	

Note (1) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value, Operating condition: Continuous operating at Ta = 25 2° C, I_L =115mA.


3.2.2 CONVERTER CHARACTER ISTICS (Ta = 25 2 C)

Parameter	Symbol		Value		Unit	Note		
Farameter	Symbol	Min.	Тур.	Max.	Offic	Note		
Dower Consumption	P _{BL(2D)}	¥I	100	115	w	(1), (2) IL = 115 mA		
Power Consumption	P _{BL(3D)}	-	97.3	114	w	(1), (2) IL=450mA.		
Converter Input Voltage	VBL	22.8	24.0	25.2	VDC			
Conventor land Coment	I _{BL(2D)}		4.17	4.79	Α	Non Dimming		
Converter Input Current	I _{BL(3D)}		4	4.75	А			
Innut lawyah Cuwant	I _{R(2D)}	-	-	6.49	Apeak	V _{BL} =22.8V,(IL=typ. (3), (6)		
Input Inrush Current	I _{R(3D)}	£	-	11	Apeak	V _{BL} =22.8V,(IL= 450mA.)(3), (6)		
Dimming Frequency	FB	150	160	170	Hz	(5)		
Minimum Duty Ratio	DMIN	5	10	85	%	(4), (5)		

Version 2.1 12 Date:02 M ay.2012

- Note (1) The power supply capacity should be higher than the total converter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when converter dimming.
- Note (2) The measurement condition of Max. value is based on 55" backlight unit under input voltage 24V, average LED current 121.9mA at 2D Mode (LED current 477 mA_{peak} at 3D Mode) and lighting 1 hour later.
- Note (3) For input inrush current measure, the VBL rising time from 10% to 90% is about 30ms.
- Note (4) 5% minimum duty ratio is only valid for electrical operation.
- Note (5) FB and DMIN are available only at 2D Mode.
- Note (6) Below diagram is only for power supply design reference.

Test Condition: V_{BL} =22.8V, IL=115mA at 2D Mode/IL=(450)mApeak at 3D Mode





3.2.3 CONVERTER INTERFACE CHARACTER ISTICS

Development			Test		Value		4.04002.443		DI #863-
Parameter		Symbol	Conditio	Min.	Тур.	Max.	Unit	Note	
On/Off Control Voltage	ON	V/DL ON	:	2.0)(5.5	V		
On/Off Control Voltage	OFF	VBLON	_	0		0.8	٧		
External PWM Control	ні		_	2.0	_	5.25	٧	Duty on	/E) /G)
Voltage	LO	VEPWM	_	0	Î	0.8	٧	Duty off	(5), (6)
External PWM Contril F	requency	FEPWM	ı	150 160 170 Hz Normal mo		l mode			
Error Signal		ERR			Î	_		Abnormal: Ope collector Norma GND (4)	
VBL Rising Time		Tr1	_	30		-	ms	10%-90%V _{BL}	
Control Signal Rising Ti	me	Tr	_	6 53		100	ms		
Control Signal Falling Ti	me	Tf	-	3 	—9	100	ms		
PWM Signal Rising Tim	е	TP	=	 	=	50	us		2)
PWM Signal Falling Tim	ie	TP	-	-	=	50	us	1.55	6)
Input Impedance		Rin	=	1	=,	=	МΩ	EPWM	, BLON
PWM Delay Time		TPWM	-	100	— <u>—</u>	-	ms	((3)
PLON Delay Time		T _{on}	=	300	-3	=	ms		
BLON Delay Time		T _{on1}	::	300		-	ms		
BLON Off Time		Toff	_	300		-	ms		

- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the Fig.1. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL

Note (4) When converter protective function is triggered, ERR will output open collector status.

Global LCD Panel Exchange Center

Note (5) The EPWM interface that inserts a pull up resistor to 5V in Max Duty (100%), please refers to Fig.2. Note (6) EPWM is available only at 2D Mode.






Fig. 1



- 4. BLOCK DIAGRAMOF INTERFACE
 - 4.1 TFT LCD MODULE





5 .INPUT TERMINAL PIN ASSIG NMENT

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment: (FI-RE51S-HF(JAE) or equivalent)

⊃in	Name	Description	Note
1	N.C.	No Connection	(1)
2	SCL	EEPROM Serial Clock (for local dimming demo function)	(5)
3	SDA	EEPROM Serial Data (for local dimming demo function)	(5)
4	NC	No Connection	1
5	NC	No Connection	
6	N.C.	No Connection	(1)
7	SELLVDS	LVDS Data Format Selection	(2)(3)
8	N.C.	No Connection	
9	N.C.	No Connection	(1)
10	N.C.	No Connection	
11	GND	Ground	
12	CH1[0]-	First pixel Negative LVDS differential data input. Pair 0	
13	CH1[0]+	First pixel Positive LVDS differential data input. Pair 0	
14	CH1[1]-	First pixel Negative LVDS differential data input. Pair 1	(4)
15	CH1[1]+	First pixel Positive LVDS differential data input. Pair 1	
16	CH1[2]-	First pixel Negative LVDS differential data input. Pair 2	
17	CH1[2]+	First pixel Positive LVDS differential data input. Pair 2	
18	GND	Ground	
19	CH1CLK-	First pixel Negative LVDS differential clock input.	(4)
20	CH1CLK+	First pixel Positive LVDS differential clock input.	
21	GND	Ground	
22	CH1[3]-	First pixel Negative LVDS differential data input. Pair 3	
23	CH1[3]+	First pixel Positive LVDS differential data input. Pair 3	(4)
24	CH1[4]-	First pixel Negative LVDS differential data input. Pair 4	
25	CH1[4]+	First pixel Positive LVDS differential data input. Pair 4	
26	GND	Ground	
27	NC	No Connection	
28	CH2[0]-	Second pixel Negative LVDS differential data input. Pair 0	(4)

Version 2.1 17 Date:02 M ay.2012

VCC

51

+12V power supply

CHIMEI INNOLUX

-			
29	CH2[0]+	Second pixel Positive LVDS differential data input. Pair 0	
30	CH2[1]-	Second pixel Negative LVDS differential data input. Pair 1	
31	CH2[1]+	Second pixel Positive LVDS differential data input. Pair 1	(4)
32	CH2[2]-	Second pixel Negative LVDS differential data input. Pair 2	
33	CH2[2]+	Second pixel Positive LVDS differential data input. Pair 2	
34	GND	Ground	*
35	CH2CLK-	Second pixel Negative LVDS differential clock input.	(4)
36	CH2CLK+	Second pixel Positive LVDS differential clock input.	(4)
37	GND	Ground	
38	CH2[3]-	Second pixel Negative LVDS differential data input. Pair 3	ő
39	CH2[3]+	Second pixel Positive LVDS differential data input. Pair 3	(4)
40	CH2[4]-	Second pixel Negative LVDS differential data input. Pair 4	(4)
41	CH2[4]+	Second pixel Positive LVDS differential data input. Pair 4	
42	NC	No Connection	(5)(3)
43	GND	Ground	. E
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(1)
48	vcc	+12V power supply	ů.
49	vcc	+12V power supply	
50	vcc	+12V power supply	
F2524020	910827698876	**************************************	1



CNF2 Connector Pin Assignment (FI-RE41S-HF (JAE) or equivalent)

Pin	Name	Description	Note
1 1	N.C.	No Connection	
2 1	N.C.	No Connection	
3 1	N.C.	No Connection	
4 1	N.C.	No Connection	(1)
5 1	V.C.	No Connection	
6 1	N.C.	No Connection	
7 1	N.C.	No Connection	
8 1	N.C.	No Connection	
9 (GND	Ground	
10	CH3[0]-	Third pixel Negative LVDS differential data input. Pair 0	
11 (CH3[0]+	Third pixel Positive LVDS differential data input. Pair 0	
12	CH3[1]-	Third pixel Negative LVDS differential data input. Pair 1	(4)
13	CH3[1]+	Third pixel Positive LVDS differential data input. Pair 1	(4)
14	CH3[2]-	Third pixel Negative LVDS differential data input. Pair 2	4
15	CH3[2]+	Third pixel Positive LVDS differential data input. Pair 2	
16	GND	Ground	
17	CH3CLK-	Third pixel Negative LVDS differential clock input.	(4)
18	CH3CLK+	Third pixel Positive LVDS differential clock input.	
19	GND	Ground	
20	CH3[3]-	Third pixel Negative LVDS differential data input. Pair 3	
21 (CH3[3]+	Third pixel Positive LVDS differential data input. Pair 3	(4)
22	CH3[4]-	Third pixel Negative LVDS differential data input. Pair 4	
23	CH3[4]+	Third pixel Positive LVDS differential data input. Pair 4	
24	GND	Ground	
25	GND	Ground	
26	CH4[0]-	Fourth pixel Negative LVDS differential data input. Pair 0	
27	CH4[0]+	Fourth pixel Positive LVDS differential data input. Pair 0	
28	CH4[1]-	Fourth pixel Negative LVDS differential data input. Pair 1	(4)
29	CH4[1]+	Fourth pixel Positive LVDS differential data input. Pair 1	28
30 (CH4[2]-	Fourth pixel Negative LVDS differential data input. Pair 2	

Version 2.1 19 Date:02 M ay.2012

31	CH4[2]+	Fourth pixel Positive LVDS differential data input. Pair 2	(4)
32	GND	Ground	
33	CH4CLK-	Fourth pixel Negative LVDS differential clock input.	(4)
34	CH4CLK+	Fourth pixel Positive LVDS differential clock input.	
35	GND	Ground	
36	CH4[3]-	Fourth pixel Negative LVDS differential data input. Pair 3	
37	CH4[3]+	Fourth pixel Positive LVDS differential data input. Pair 3	(4)
38	CH4[4]-	Fourth pixel Negative LVDS differential data input. Pair 4	
39	CH4[4]+	Fourth pixel Positive LVDS differential data input. Pair 4	
40	GND	Ground	is a second
41	GND	Ground	

Note (1) Reserved for internal use. Please leave it open.


Note (2) LVDS format selection.

L= Connect to GND, H=Connect to +3.3V or open

SELLVDS	Note
L	JEIDA Format
H or Open	VESA Format

Note (3) SELLVDS signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)








PRODUCT SPECIFICATION

Note (4) LVDS 4-port Data Mapping


Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 5, 9,1913, 1917
2nd Port	Second Pixel	2, 6, 10,1914, 1918
3rd Port	Third Pixel	3, 7, 11,1915, 1919
4th Port	Fourth Pixel	4, 8, 12,1916, 1920

Note (5) Please reference Appendix A

Note (6) The screw hole which is distant from the connector is merged with Ground



Version 2.1 Date:02 M ay.2012



AR0~AR9: First pixel R data

AG0~AG9: First pixel G data

AB0~AB9: First pixel B data

BR0~BR9: Second pixel R data

BG0~BG9: Second pixel G data

BB0~BB9: Second pixel B data DE:

Data enable signal

DCLK: Data clock signal

The third and fourth pixel are followed the same rules.

CR0~CR9: Third pixel R data

CG0~CG9: Third pixel G data

CB0~CB9: Third pixel B data

DR0~DR9: Fourth pixel R data

DG0~DG9: Fourth pixel G data

DB0~DB9: Fourth pixel B data



- Note (1) A ~ D channel are first, second, third and fourth pixel respectively.
- Note (2) The system must have the transmitter to drive the module.
- Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

The pin configuration for the housing and leader wire is shown in the table below.

CN2,3,6,7: 196388-12041-3 (P-TWO)

Pin №	Symbol	Feature					
1	VLED						
2	VLED	Positive of LED String					
3	VLED	Positive of LED String					
4	VLED						
5	NC						
6	NC	NC					
7	NC	NC					
8	NC						
9	N1						
10	N2	Nagative of LED String					
11	N3	Negative of LED String					
12	N4						

Note (1)The backlight interface housing for high voltage side is a model 51281-1094, manufactured by Molex or equivalent. The mating header on converter part number is 51281-1094


5.3 DRIVING BOARD UNIT

CN1(Header): S14B-PH-SM4-TB (JST) or CI0114M1HR0-LA (CvilLux)

Pin No.	Symbol	Feature
1		+24V GND Normal (GND) Abnormal (Open BL ON/OFF NC External PWM
2		
3	VBL	+24V
4		
5		
6		
7		
8	GND	GND
9		
10		
11	ERR	Normal (GND) Abnormal (Open
12	BLON	BL ON/OFF
13	NC	NC
14	E_PWM	External PWM Control

Notice

1. If Pin14 is open, E_PWM is 100% duty.



ER0~ER7: Even pixel R data

EG0~EG7: Even pixel G data

EB0~EB7: Even pixel B data

OR0~OR7: Odd pixel R data

OG0~OG7: Odd pixel G data

OB0~OB7: Odd pixel B data

DE: Data enable signal

DCLK: Data clock signal

Note (1) The system must have the transmitter to drive the module.


Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.


5.5 LVDS INTERFACE

JEIDA Format : SELLVDS = L

VESA Format : SELLVDS = H or Open

VESA LVDS format







5.6 COLOR DATA INPUT ASS IGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

												D	ata	Sigr	nal										
	Color				Re	ed		24	19				G	reer	า						Bli	ue			
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	B5	B4	ВЗ	B2	В1	во
Basic Colors	Black Red Green Blue Cyan Magenta Yellow White	0 1 0 0 0 1 1	0 0 1 0 1 0 1	0 0 0 1 1 1 0 1	0 0 0 1 1 1 0	0 0 0 1 1 1 0	0 0 0 1 1 1 0	0 0 0 1 1 1 0	0 0 0 1 1 1 0	0 0 0 1 1 1 0 1	0 0 0 1 1 1 0														
Gray Scale Of Red	Red (0) / Dark Red (1) Red (2) : : Red (253) Red (254) Red (255)	0 0 0 : : 1 1	0 0 0 :: 1 1 1	0 0 0 :: 1 1	0 0 0 : : 1 1	0 0 0 : : 1 1	0 0 0 :: 1 1	0 0 1 : 0 1	0 1 0 : : 1 0 1	0 0 0 0 0 0	000000	000000	000000	0 0 0 0 0 0	0 0 00 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 :: 0 0	0 00 0	0 0 0 0 0
Gray Scale Of Green	Green (0) / Dark Green (1) Green (2) : : : : : : : : : : : : : : : : : : :	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 00 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 :: 0 0	0 0 0 1 1 1	0 0 0 1 1 1	0 0 0 1 1 1	0 0 0 1 1 1	0 0 0 1 1 1	0 0 0 ::1 1 1	0 0 1 0 1 1	0 1 0 1 0 1	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 00 0 0	0 0 0 :::0 0	0 0 0 0 0	0 0 0 0 0
Gray Scale Of Blue	Blue (0) / Dark Blue (1) Blue (2) Blue (253) Blue (254) Blue (255)	0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	000000	0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	000000	000000	000000	000000	000000	000000	0 0 0 0 0 0	0 0 0 0 0	0 0 0 1 1 1	0 0 0 1 1 1	0 0 0 1 1 1	0 0 0 1 1 1	0 0 0 1 1 1	0 0 0 1 1 1	0 0 1 0 1 1	010101

Note (1) 0: Low Level Voltage, 1: High Level Voltage



6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 2 C)

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
	Frequency	F _{clkin} (=1/TC)	60	74.25	77	MHz		
LVDS	Input cycle to cycle jitter	T _{rd}		,	200	ps	(2)	
Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%	2	F _{clkin} +2%	MHz	(2)	
	Spread spectrum modulation frequency	F _{SSM}	. . .	ŧ	200	KHz	(3)	
LVDS Receiver Data	Receiver Skew Margin	TRSKM	-400	=	400	ps	(4)	

6.1.1 Timing spec for Frame Rate = 50Hz

Signal	Item		Symbol	Min.	Тур.	Max.	Unit	Note	
Frame rate	2D mode		F _{r5}	47	50	53	Hz		
	3D mode		F _{r5}	50	50	50	Hz	(6)	
Vertical Active Display Term	2D Mode	Total	Tv	1115	1125	1380	Th	Tv=Tvd+Tvb	
		Display	Tvd	1080	1080	1080	Th	8 	
		Blank	Tvb	35	45	300	Th	=	
	3D Mdoe	Total	Tv		1350		Th		
		Display	Tvd	1080 270			Th	(5), (7)	
		Blank	Tvb				Th		
Horizontal Active Display Term	2D Mode	Total	Th	1050	1100	1150	Тс	Th=Thd+Thb	
		Display	Thd	960	960	960	Тс		
		Blank	Thb	90	140	190	Тс	n	
	3D Mdoe	Total	Th	1050	1100	1150	Тс	Th=Thd+Tht	
		Display	Thd	960	960	960	Тс	=	
		Blank	Thb	90	140	190	Tc	S	

Version 2.1 31 Date:02 M ay.2012



6.1.2 Timing spec for Frame Rate = 60Hz

Signal	Item		Symbol	Min.	Тур.	Max.	Unit	Note	
Frame rate	2D mode		F _{r6}	57	60	62.5	Hz		
	3D mode		F _{r6}	60	60	60	Hz	(6)	
Vertical Active Display Term	2D Mode	Total	Tv	1115	1125	1380	Th	Tv=Tvd+T	
		Display	Tvd	1080	1080	1080	Th	-	
		Blank	Tvb	35	45	300	Th	_	
	3D Mdoe	Total	Tv		1125		Th		
		Display	Tvd	1080 45			Th	(5), (7)	
		Blank	Tvb				Th		
Horizontal Active Display Term	2D Mode	Total	Th	1050	1100	1150	Tc	Th=Thd+T	
		Display	Thd	960	960	960	Тс	-	
		Blank	Thb	90	140	190	Tc	_	
	3D Mdoe	Total	Th	1050	1100	1150	Тс	Th=Thd+7	
		Display	Thd	960	960	960	Tc	_	
							-	_	

Note (1) Please make sure the range of pixel clock has follow the below equation:

Thb

90

140

190

Tc


Blank

 $Fclkin(max) \ge Fre \nearrow Tv \nearrow Th$

Fr5 XTv XTh

Fclkin(min)


INPUT SIGNAL TIMING DIAGRAM




VBP max: 150 line

Suggest VBP = VFP = * (Vtotal - Vdisplay)

DE timing











PRODUCT SPECIFICATION

Note (2) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I $T_1 - TI$




Note (3) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (4) LVDS receiver skew margin is defined and shown as below

LVDS RECE IVER INTERFACE TIMING DIAGRAM




- Note (5) Please fix the Vertical timing (Vertical Total =1350 / Display =1080 / Blank = 270) in 50Hz 3D mode and Vertical timing (Vertical Total =1125 / Display =1080 / Blank = 45) in 60Hz 3D mode
- Note (6) In 3D mode, the set up Fr5 and Fr6 in Typ. 3 Hz .In order to ensure that the electric function performance to avoid no display symptom. (Except picture quality symptom.)
- Note (7) In 3D mode, the set up Tv and Tvb in Typ. 30.In order to ensure that the electric function performance to avoid no display symptom. (Except picture quality symptom.)

6.2 POWER ON/OFF SE QUENCE

(Ta = 25 2 C)


6.2.1 POWER ON/OFF SE QUENC E

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

6.2.2 2D/3D MODE CHANGE SIGNAL SE QUENC E WITHOUT VCC TURN OFF AND TURN ON



- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.
- Note (6) When 2D/3D mode is changed, TCON will insert black pattern internally. During black insertion, TCON would load required optical table and TCON parameter setting. The black insertion time should be longer than 650ms because TCON must recognize 2D or 3D format and set the correct parameter.
- Note (7) 2D/3D switching time should be larger than 500ms.




7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Та	25 2	°C			
Ambient Humidity	Ha	50 10	%RH			
Supply Voltage	V _{cc}	12V	V			
Input Signal	According to typical v	According to typical value in "3. ELECTRICAL CHARACTERISTICS"				
LED Current	Ι _L	115	mA			

Local Dimming Function should be Disable before testing to get the steady optical characteristics (According to 5.1 CNF1 Connector Pin Assignment, Pin no. "42")







PRODUCT SPECIFICATION

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.


Item		Syr	mbol	Cond ition	Min.	Тур.	Max.	Un it	N ote
ContrastRatio		C	o gray		3 500	5000	-	-	Note(2)
ResponseTime		Grayto				6	12	ms	Note(3)
Center Lum	nin ance of		2D		300	350	12	cd/m ²	Note(4)
White		L _C	3D			85	2.71	cd/m ²	Note(8)
WhiteVa riation	i	WB				1.3	-	Note(6)	
			2D		-		4	%	Note(5)
CrossTalk		СТ	3D-W			4	<i>J</i> -	%	Note(8)
			3D-D			11	:	%	Note(8)
		F	Rχ	$\theta_x = 0^\circ, \theta_Y = 0^\circ$		0.645		-	
	Red	F	₹y	Vie win gang leat	(())	0.330		-	
	Gre en	C	Gx			0.300		-	
		C	∋y	no rmald irection	_	0.595	Typ.+ 45 0.03 80	-	
Color	Blue	E	3x		Тур	0.145		-	
		Е	Зу		0.03	0.055		-	
Chrom aticity	White	٧	Vx _			0.280		_	
		٧	Vy			0.290		-	
	C orrela te do	olo rte mp	erature			9800		К	
	Col or Gamut	C	.G.		-	72	-	%	NTSC
Viewing Angle	Horizo ntal		l _x +		80	88	-	0.0	
		е	x		80	88	-	Deg.	(1)
	Vertical	е	\ +	CR ?20	80	88	-		
		е	Y -		80	88	5 = 5		
Transmission of		Φ	up-P			90		Deg.	(7)

Version 2.1 Date:02 M ay.2012

Note (1) Definition of Viewing Angle (θx , θy):

Global LCD Panel Exchange Center

Viewing angles are measured by Autronic Conoscope Cono-80.



Note (2) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).


Note (3) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.

Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.

Definition of Response Time (T_R, T_F):



Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 1023 at center point.

 $L_C = L$ (5), where L (x) is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):


$$CT = |Y_B - Y_A| / Y_A$$
 100 (%)

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)


YB = Luminance of measured location with gray level 0 pattern (cd/m2)






YA = Luminance of measured location without gray level 255 pattern (cd/m2)

YB = Luminance of measured location with gray level 255 pattern (cd/m2)






Note (6) Definition of White Variation (δW):


Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$




Note (7) This is a reference for designing the shutter glasses of 3D application.

Definition of the transmission direction of the up polarizer (Φ_{up-P}) on LCD Module:



The transmission axis of the front polarizer of the shutter glasses should be parallel to this panel transmission direction to get a maximum 3D mode luminance.




Note(8) Definition of the 3D mode performance (measured under 3D mode, use CMI's shutter glass):


a. Test pattern

Global LCD Panel Exchange Center

Left eye image and right eye image are displayed alternated



Measurement setup



Shutter glasses are well controlled under suitable timing, and measure the luminance of the center point of the panel through the right eye glass. The transmittance of the glass should be larger than 40.0% under 3D mode operation.

The luminance of the test pattern "WW", denoted L(WW); the luminance of the test pattern "WB", denoted L(WB); the luminance of the test pattern "BW", denoted L(BW); the luminance of the test pattern "BB", denoted "L(BB)


- c. Definition of the Center Luminance of White, Lc (3D): L(WW)
- d. Definition of the 3D mode white crosstalk, CT (3D-W): $CT(3D-W) \equiv \left| \frac{L(WB) L(BB)}{L(WW) L(BB)} \right|$
- Definition of the 3D mode dark crosstalk, CT (3D-D): $CT (3D D) \equiv \left| \frac{L(WW) L(BW)}{L(WW) L(BR)} \right|$

8. DEFINITION OF LABELS

8.1 CMI MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.





Model Name: V546H1-LS1

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 2001=1, 2002=2, 2003=3, 2004=4...2010=0, 2011=1, 2012=2...

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

Serial No. : Manufacturing sequence of product Product Line : $1 \rightarrow \text{Line1}$, $2 \rightarrow \text{Line 2}$, ...etc.



9. Packaging

9.1 PACK ING SPEC IFICATIONS

- (1) 16 LCD TV modules / 1 Box
- (2) Box dimensions: 1150(L) X 1440 (W) X 850 (H)
- (3) Weight: approximately 265 Kg (16 modules per box)

9.2 PACK ING METHOD

Figures 9-1 and 9-2 are the packing method


ITEM	Specification	Remark		
LCD Packingg	16ea / Box (Packing-Pallet(Packing Pallet Box)	1kg/LCD(16ea) 2kg/CARTON BOX(1ea)		
Wood Pallet	1 Box/Pallet	Pallet Weight : -kg		
Packing Direction	Vertical	L1150mm*W1440mm* H850Hmm		
Pallet Size	H x V x Height	L1150mm x W1440mm x H150mm		
Pallet Weight -kg		Pallet(kg) + CARTON BOX (kg x 1ea) + Module(kg x 16eaModule(kg		



Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

- 8.2 PACKING METHOD
- (1) Packing Form Corrugated fiberboard box as shock absorber (2) Packing Method






Figure.9-1 packing method



10.Internal Standart

10.1 ASS EMBLY AND HANDLING PRECAUTIONS

- (1) UL 60950-1, UL 60065: Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
 - (2) IEC 60950-1:2005, IEC 60065:2001+ A1:2005; Standard for Safety of International Electrotechnical Commission.
 - (3) EN 60950-1:2006+ A11:2009, EN60065:2002 + A1:2006 + A11:2008; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

10.2 EMC

- (1) ANSI C63.4 Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHZ. "Anerican National standards Institute(ANSI)
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. "International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. "European Committee for Electortechnical Standardization.(CENELEC)

Version 2.1 45 Date:02 M ay.2012

11. PRECAUTIONS

CHIMEI INNOLUX


11.1 ASS EMBLY AND HANDLING PRECAUTIONS


- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10 C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of LED will be higher than that of room temperature.

11.2 S AFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.


12. MECHANICAL CHARACTERISTIC





Global LCD Panel Exchange Center

リスモノ CHIMEI INNOLUX



Appendix A

Local Dimming demo function

A.1 I2C address and write command

Device address: 0xe0 Register address: 0x65

Command data: 0x16 0x00 0x00 0x00 0x00 0x00: Local Dimming demo mode OFF (Note

1)

0x16 0x00 0x00 0x00 0x00 0x01: Local Dimming demo mode ON (Demo

in right half screen) (Note 2)

Preamble data: 0x26 0238

I2C data:

	Device Address	Preamble data			
START	11100000 ACK (0xE0)	00100110 (0x26)	ACK	00111000 (0x38)	ACK
	Register Address	Command Data		Command Date	
	01100101 ACK (0x65)	00010110 (0x16)	ACK	00000000 (0x00)	ACK
	Command Date	Command Data		Command Date	
	00000000 ACK (0x00)	00000000 (0x00)	ACK	00000000 (0x00)	ACK

Command Date


STOP






PRODUCT SPECIFICATION





Note 2: Local Dimming demo ON








PRODUCT SPECIFICATION

A.2 I2C timing

Symbol	Parameter	Min.	Max.	Unit
t _{SU-STA}	Start setup time	250	-	ns
t _{HD-STA}	Start hold time	250	_	ns
t _{SU-DAT}	Data setup time	80	-	ns
t _{HD-DAT}	Data hold time	0		ns
t _{su-sto}	Stop setup time	250	-	ns
t _{BUF}	Time between Stop condition and next Start condition	500	20	ns



Version 2.1 Date:02 M ay.2012