



# TFT LCD Preliminary Specification

**MODEL NO.: V470H1 – L13** 

Approved Dy	TV Head Division
Approved By	LY Chen

Reviewed By	QRA Dept.	Product Development Div.
Reviewed by	Tomy Chen	WT Lin

Prepared By	LCD TV Marketing and Product Management Div.
Frepared by	Ken Wu HT Hung

1





CONTENTS -	
REVISION HISTORY	3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT INVERTER UNIT	5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTIC 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERTFACE CHARACTERISTICS	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE	13
5. V470H1-L13 LCD INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE LVDS input 5.2 TFT LCD MODULE Power input 5.3 BACKLIGHT UNIT 5.4 INVERTER UNIT 5.5 BLOCK DIAGRAM OF INTERFACE 5.6 LVDS INTERFACE 5.7 COLOR DATA INPUT ASSIGNMENT	14
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	22
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	25
8. PRECAUTIONS 8.1 ASSEMBLY AND HANDLING PRECAUTIONS 8.2 SAFETY PRECAUTIONS	29
9. DEFINITION OF LABELS	30
10. PACKAGING	31
11. MECHANICAL CHARACTERISTICS	33



Preliminary

# **REVISION HISTORY**

Version	Date	Page (New)	Section	Description
Ver.1.0	Jul.12,'07	All	All	Preliminary specification was first issued



### 1. GENERAL DESCRIPTION

### 1.1 OVERVIEW

V470H1-L13 is a 47" TFT Liquid Crystal Display module with 24-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 HDTV format and can display true 16.7M colors (8-bit/color). The inverter module for backlight is built-in.

#### 1.2 FEATURES

- High brightness (500nits)
- High contrast ratio (2000:1)
- Fast response time (Gray to Gray average 6.5 ms)
- High color saturation (88% NTSC)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 50/60 Hz frame rate
- Ultra wide viewing angle : Super MVA technology
- 180 degree rotation display option

#### 1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

### 1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	1039.68(H) x 584.82(V) (47" diagonal)	mm	
Bezel Opening Area	1050.6(H) x 594.4(V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.5415 (H) x 0.1805(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 25%) Hard coating (3H)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec of the surface treatment is temporarily for this phase. CMO reserves the rights to change this feature.

### 1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	ı	1096	-	mm	
Module Size	Vertical (V)	=	640	-	mm	(1), (2)
	Depth (D)	-	48.1	-	mm	
Weight		-	18500	-	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.



Global LCD Panel Exchange Center

Issue Date: Jul.12.2007 Model No.: V470H1-L13

Preliminary

# 2. ABSOLUTE MAXIMUM RATINGS


### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Itom	Symbol		Va	lue	Unit	Note	
Item			Min.	Max.	Ullit	Note	
Storage Temperature	T <sub>ST</sub>		-20	+60	°C	(1)	
Operating Ambient Temperature	T <sub>OP</sub>		0	45	°C	(1), (2)	
Shock (Non-Operating)	C	X, Y axis	ı	50	G	(3), (5)	
Shock (Non-Operating)	S <sub>NOP</sub>	Z axis	-	35	G	(3), (5)	
Vibration (Non-Operating)	V	NOP	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta  $\leq$  40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in your product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in your product design.
- Note (3) 11 ms, half sine wave, 1 time for  $\pm X$ ,  $\pm Y$ , and  $\pm Z$ .
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture. The module would not be twisted or bent by the fixture.









Preliminary

# 2.2 ELECTRICAL ABSOLUTE RATINGS

### 2.2.1 TFT LCD MODULE

Item	Svmbol	Va	Value		Note
	Cymbe.	Min.	Max.	Unit	11010
Power Supply Voltage	$V_{CC}$	-0.3	13.5	V	(1)
Logic Input Voltage	$V_{IN}$	-0.3	3.6	V	(1)

# 2.2.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Lamp Voltage	$V_W$	_	3000	$V_{RMS}$		
Power Supply Voltage	$V_{BL}$	0	30	V	(1)	
Control Signal Level	_	-0.3	7	V	(1), (3)	

- Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.
- Note (2) No moisture condensation or freezing.
- Note (3) The control signals include On/Off Control, Internal PWM Control, External PWM Control and Internal/External PWM Selection.





Preliminary


# 3. ELECTRICAL CHARACTERISTICS

# **3.1 TFT LCD MODULE** (Ta = $25 \pm 2$ °C)

Parameter		Cumbal		Value	Lloit	Note		
		Symbol	Min.	Тур.	Max.	Unit	inole	
Power Su	pply Voltage		V <sub>cc</sub>	10.8	12	13.2	V	(1)
Rush Cur	rent		I <sub>RUSH</sub>	-	-	4.5	Α	(2)
		White		-	1.4	2.0	Α	
Power Su	pply Current	Black	I <sub>cc</sub>	-	0.6	-	Α	(3)
	Ve			-	1.2	-	Α	
	Differential In	out High	\/	V		+100	mV	
LVDS	Threshold Vol	tage	$V_{LVTH}$	_	-	1 100	IIIV	
Interface	Differential In		$V_{LVTL}$	-100		_	mV	
linterrace	Threshold Vol	tage	V LVTL	-100	-		IIIV	
Common Inpu		ıt Voltage	$V_{LVC}$	1.125	1.25	1.375	V	
	Terminating Resistor		R <sub>T</sub>	-	100	-	ohm	
CMOS	Input High Threshold Voltage		$V_{IH}$	2.7	-	3.3	V	
interface	Input Low Thr	eshold Voltage	V <sub>IL</sub>	0	-	0.7	V	

Note (1) The module should be always operated within the above ranges.


Note (2) Measurement condition:









# Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at Vcc = 12V, Ta =  $25 \pm 2$  °C,  $f_v$  = 60 Hz, whereas a power dissipation check pattern below is displayed.









# 3.2 BACKLIGHT UNIT

# 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Daramatar	Cumbal		Value	Lloit	Note	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Lamp Input Voltage	$V_L$	-	1750	-	$V_{RMS}$	-
Lamp Current	Ι <sub>L</sub>	5.0	5.5	6.5	$mA_{RMS}$	(1)
Lamp Turn On Voltage	\/	ı	-	2350	$V_{RMS}$	(2), Ta = 0 °C
Lamp rum on voltage	Vs	ı	-	2150	$V_{RMS}$	(2), Ta = 25 °C
Operating Frequency	$F_L$	40	-	80	KHz	(3)
Lamp Life Time	$L_BL$	50,000	-	-	Hrs	(4)


### 3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Cymbol		Value		Unit	Note		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note		
Power Consumption	$P_{BL}$	-	216	221	W	$(3)(4)$ , $I_L = 5.5 \text{mA}$		
Power Supply Voltage	$V_{BL}$	22.8	24	25.2	$V_{DC}$			
D	1		9.0	9.2	^	Non Dimming		
Power Supply Current	I <sub>BL</sub>		9.6	10	A	Turn-On		
Input Ripple Noise	-	-	-	912	$mV_{P-P}$	V <sub>BL</sub> =22.8V		
Oscillating Frequency	F <sub>W</sub>	44	47	50	kHz			
Dimming frequency	F <sub>B</sub>	150	160	170	Hz			
Minimum Duty Ratio	$D_{MIN}$	-	20	-	%			

- Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board .:
- Note (2) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25  $\pm 2$ °C and I<sub>L</sub> = 5.5 ~ 6.5 mArms.
- Note (3) The power supply capacity should be higher than the total inverter power consumption PBL. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (4) The measurement condition of Max. value is based on 47" backlight unit under input voltage 24V, average lamp current 6.5 mA and lighting 30 minutes later.



**Preliminary** 





Preliminary

# 3.2.3 INVERTER INTERTFACE CHARACTERISTICS

Parameter		0	Test		Value		11.26	NI. (
		Symbol Condition		Min.	Тур.	Max.	Unit	Note
On/Off Control Voltage	ON	$V_{BLON}$	-	2.0	_	5.0	V	
On/On Control Voltage	OFF	▼ BLON	_	0	_	8.0	V	
Status Signal	HI	States	_	3.0	3.3	3.6	V	Inverter Normal
Status Signal	LO	Oldioo		0		8.0	V	Inverter Abnormal
Internal PWM Control	MAX	$V_{IPWM}$	_	2.85	3.0	3.15	V	maximum duty ratio
Voltage	MIN	V IPWM		_	0		V	minimum duty ratio
External PWM Control	HI	$V_{EPWM}$	_	2.0	_	5.0	V	duty on
Voltage	LO	V EPWM		0	_	0.8	V	duty off
VBL Rising Time		Tr1		30	_	50	ms	
VBL Falling Time		Tf1		30	_	50	ms	
Control Signal Rising T	ime	Tr	_	_	_	100	ms	
Control Signal Falling 1	Гime	Tf	_	_	_	100	ms	
PWM Signal Rising Ti	me	$T_{PWMR}$		_	_	50	us	
PWM Signal Falling Ti	ime	T <sub>PWMF</sub>	_	_	-	50	us	
Input impedance		R <sub>IN</sub>	_	1	_		$M\Omega$	
PWM Delay Time	$T_PWM$	_	100		300	mS		
BLON Delay Time		T <sub>on</sub>	_	300		500	mS	
BLON Off Time		T <sub>OFF</sub>	-	300		500	mS	


Note (2) The power sequence and control signal timing are shown in the following figure.

Note (3) The power sequence and control signal timing must follow the figure below. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.



Global LCD Panel Exchange Center

Issue Date: Jul.12.2007 Model No.: V470H1-L13 Preliminary








# 4. BLOCK DIAGRAM OF INTERFACE

### **4.1 TFT LCD MODULE**



## 5. INPUT TERMINAL PIN ASSIGNMENT





Preliminary

### **5.1 TFT LCD Module**

Connector part no : FI-RE51S-HE (JAF)

Conne	ector part no	o.: FI-RE51S-HF (JAE)	
Pin	Name	Description	Note
1	N.C.	No Connection	(1)
2	N.C.	No Connection	
3	N.C.	No Connection	
4	N.C.	No Connection	(2)
5	N.C.	No Connection	
6	N.C.	No Connection	
7	SELLVDS	LVDS data format Selection	(3)(7)
8	RPF	Display Rotation	(4)(7)
9	ODSEL	Overdrive Lookup Table Selection	(5)(7)
10	N.C.	No Connection	(2)
	EN DBL	Enable Dynamic Backlight	(6)(7)
12	ORX0-	Odd pixel, Negative LVDS differential data input. Channel 0	(5)(1)
	ORX0+	Odd pixel, Positive LVDS differential data input. Channel 0	
14	ORX1-	Odd pixel, Negative LVDS differential data input. Channel 1	
	ORX1+	Odd pixel, Positive LVDS differential data input. Channel 1	
	ORX2-	Odd pixel, Negative LVDS differential data input. Channel 2	
17	ORX2+	Odd pixel, Positive LVDS differential data input. Channel 2	
	GND	Ground	
19	OCLK-	Odd pixel, Negative LVDS differential clock input.	
20	OCLK+	Odd pixel, Positive LVDS differential clock input.	
21	GND	Ground	
	ORX3-	Odd pixel, Negative LVDS differential data input. Channel 3	
	ORX3+	Odd pixel, Positive LVDS differential data input. Channel 3	
	N.C.	No Connection	
	N.C.	No Connection	
	N.C.	No Connection	(2)
	N.C.	No Connection	
21	IN.C.	Even pixel, Negative LVDS differential data input. Channel	
28	ERX0-	n	
29	ERX0+	Even pixel, Positive LVDS differential data input. Channel 0	
29	ENAUT	Even pixel, Negative LVDS differential data input. Channel	
	ERX1-	1	
31	ERX1+	Even pixel, Positive LVDS differential data input. Channel 1	
32	ERX2-	Even pixel, Negative LVDS differential data input. Channel 2	
33	ERX2+	Even pixel, Positive LVDS differential data input. Channel 2	
34	GND	Ground	
	ECLK-	Even pixel, Negative LVDS differential clock input.	
36	ECLK+	Even pixel, Positive LVDS differential clock input.	
37	GND	Ground	
38	ERX3-	Even pixel, Negative LVDS differential data input. Channel 3	
39	ERX3+	Even pixel, Positive LVDS differential data input. Channel 3	
	N.C.	No Connection	(0)
	N.C.	No Connection	(2)
	N.C.	No Connection	(0)
43	N.C.	No Connection	(2)
		Ground	

14

The information described in this technical specification is tentative and it is possible to be changed without prior notice. Please contact CMO 's representative while your product design is based on this specification. **Version 1.0** 



Global LCD Panel Exchange Center

Issue Date: Jul.12.2007 Model No.: V470H1-L13 Preliminary

45	GND	Ground	
46	GND	Ground	
47	GND	Ground	
48	VCC	Power input (+12V)	
49	VCC	Power input (+12V)	
50	VCC	Power input (+12V)	
51	VCC	Power input (+12V)	

Note (1) Open or connect to GND.

Note (2) Please be reserved to open.

Note (3) Low: VESA LVDS Format (default), High: JEIDA LVDS Format.

Note (4) Low: normal display (default), High: display with 180 degree rotation

Note (5) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance to the frame rate to optimize image quality.

ODSEL	Note
L or OPEN	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (6) Low: disable dynamic backlight (default), High: enable dynamic backlight function

Note (7) Low = Open or connect to GND, High = Connect to +3.3V


### **5.2 BACKLIGHT UNIT**

The pin configuration for the housing and the leader wire is shown in the table below.

CN3-CN22: BHR-04VS-1 (JST). or equivalent

Pin	Name Description		Wire Color	
1	HV	High Voltage	Pink	
2	HV	High Voltage	White	

Note (1) The backlight interface housing for high voltage side is a model BHR-04VS-1, manufactured by JST. The mating header on inverter part number is SM02 (12.0)B-BHS-1-TB(LF). or equivalent



**5.3 INVERTER UNIT** 

CN1 (Header): S14B-PH-SM3-TB (D)(LF)(JST) or equivalent.



Pin No.	Symbol	Description
1		
2		
3	VBL	+24V <sub>DC</sub> power input
4		
5		
6		
7		
8	GND	GND
9		
10		
11	Status	Normal (3.3V) Abnormal (GND)
12	E_PWM	External PWM control signal
13	I_PWM	Internal PWM Control Signal
14	BLON	Backlight on/off control

### Notice:

- 1. PIN 12:External PWM Control (Use Pin 12): Pin 13 must open.
- 2. PIN 13:Intermal PWM Control (Use Pin 13): 0V~3.0V and Pin 12 must open.
- 3. Pin 12(E PWM) and Pin 13(I PWM) can't open in same period.

CN2 (Header): S12B-PH-SM3-TB (D)(LF)(JST) or equivalent.

Pin No.	Symbol	Description
1		
2		
3	VBL	+24V <sub>DC</sub> power input
4		
5		
6		
7		
8	GND	GND
9		
10		
11	NC	NC
12	NC	NC

CN3-CN22 (Header): SM02(12.0)B-BHS-1-TB (LF)(JST) or equivalent

	Pin No.	Symbol	Description
4	1	CCFL HOT	CCFL high voltage
	2	CCFL HOT	CCFL high voltage

CN23-CN25 (Header): 52852-2070 (Molex) or equivalent





Global LCD Panel Exchange Center

Issue Date: Jul.12.2007 Model No.: V470H1-L13

Preliminary

Pin No.	Symbol	Description
1	Control Signal	Board to Board
2		Board to Board
3		Board to Board
4		Board to Board
5		Board to Board
6		Board to Board
7		Board to Board
8		Board to Board
9		Board to Board
10		Board to Board

Note (1) Floating of any control signal is not allowed.

# CN100: 52582-0870(Molex) or equivalent


Pin No.	Symbol	Description
1		Board to Board
2		Board to Board
3		Board to Board
4	Control	Board to Board
5	Signal	Board to Board
6		Board to Board
7		Board to Board
8		Board to Board

Note (1) Floating of any control signal is not allowed.





### **5.4 BLOCK DIAGRAM OF INTERFACE**



ER0~ER7 : Even pixel R data

18

The information described in this technical specification is tentative and it is possible to be changed without prior notice. Please contact CMO 's representative while your product design is based on this specification. **Version 1.0** 





EG0~EG7: Even pixel G data
EB0~EB7: Even pixel B data
OR0~OR7: Odd pixel R data
OG0~OG7: Odd pixel G data
OB0~OB7: Odd pixel B data
DE: Data enable signal
DCLK: Data clock signal

Notes: (1) The system must have the transmitter to drive the module.

- (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is even pixel and the second pixel is odd pixel.





Preliminary

### **5.5 LVDS INTERFACE**

	SIGNAL	TRANSMITTER THC63LVDM83A		INTERFACE C	INTERFACE CONNECTOR		RECEIVER FHC63LVDF84A	TFT CONTROL INPUT
	PIN INPUT		Host	TFT-LCD	PIN	OUTPUT	INPUT	
24bit	R0 R1 R2 R3 R4 R5 G0 G1 G2 G3 G4 G5 B0 B1 B2 B3 B4 B5 DE R6 R7 G6 G7 B6 B7 RSVD 1 RSVD 2 RSVD 3	51 52 54 55 56 3 4 6 7 11 12 14 15 19 20 22 23 24 30 50 2 8 10 16 18 25 27 28	TXIN0 TXIN1 TXIN2 TXIN3 TXIN4 TXIN6 TXIN7 TXIN8 TXIN12 TXIN13 TXIN14 TXIN15 TXIN18 TXIN19 TXIN20 TXIN21 TXIN20 TXIN21 TXIN22 TXIN26 TXIN27 TXIN5 TXIN10 TXIN11 TXIN16 TXIN17 TXIN23 TXIN24 TXIN25	TA OUT0+ TA OUT0- TA OUT1+ TA OUT1- TA OUT2+ TA OUT2- TA OUT3-	Rx 0+ Rx 0- Rx 1+ Rx 1- Rx 2+ Rx 2- Rx 3+	27 29 30 32 33 35 37 38 39 43 45 46 47 51 53 54 55 1 6 7 34 41 42 49 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 3 50 2 50 2	RX OUTO RX OUT1 RX OUT2 RX OUT3 RX OUT4 RX OUT6 RX OUT7 RX OUT8 RX OUT12 RX OUT12 RX OUT14 RX OUT15 RX OUT15 RX OUT15 RX OUT20 RX OUT20 RX OUT21 RX OUT21 RX OUT21 RX OUT22 RX OUT21 RX OUT22 RX OUT23 RX OUT16 RX OUT11 RX OUT16 RX OUT17 RX OUT13 RX OUT17 RX OUT23 RX OUT24 RX OUT25	R0 R1 R2 R3 R4 R5 G0 G1 G2 G3 G4 G5 B0 B1 B2 B3 B4 B5 DE R6 R7 G6 G7 B6 B7 Not connect Not connect Not connect
	DCLK	31	TxCLK IN	TxCLK OUT+	RxCLK IN+	26	RxCLK OUT	DCLK

R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal DCLK: Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".





Preliminary

# **5.7 COLOR DATA INPUT ASSIGNMENT**

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

Color												Da	ata	Sigr	nal										
		Red R7   R6   R5   R4   R3   R2   R1   R0				Green					Blue														
			R6	R5	R4	R3	R2	R1	R0	G7		G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	В3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Crov	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale	:	:	:	:	:	:	:	:	:	:	:	:	:			:		:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	(:T		:	:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reu	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	: (	7			:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:		•	<b>:</b>	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Green	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:		:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:				:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Dide	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

0: Low Level Voltage, 1: High Level Voltage



Preliminary

# 6. INTERFACE TIMING

### **6.1 INPUT SIGNAL TIMING SPECIFICATIONS**


The input signal timing specifications are shown as the following table and timing diagram.


	• .			•	•	•	
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
LVDS Receiver Frequency		1/Tc	60	74	80	MHz	-
Clock	Input cycle to cycle jitter	Trcl	-	-	200	ps	-
LVDS Receiver	Setup Time	Tlvsu	600	-	-	ps	
Data	Hold Time	Tlvhd	600	-	-	ps	
	Frame Rate	Fr5	47	50	53	Hz	(1)
Vartical Active	Frame Rate	Fr6	57	60	63	Hz	(2)
Vertical Active Display Term	Total	Tv	1115	1125	1139	Th	Tv=Tvd+Tvb
Display Terrii	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	59	Th	-
11	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
Horizontal Active	Display	Thd	960	960	960	Tc	-
Display Term	Blank	Thb	90	140	190	Tc	-

Note (1) (ODSEL) = (H). Please refer to 5.1 for detail information.

(2) (ODSEL) = (L). Please refer to 5.1 for detail information.

# **INPUT SIGNAL TIMING DIAGRAM**










Preliminary

# LVDS INPUT INTERFACE TIMING DIAGRAM








# **6.2 POWER ON/OFF SEQUENCE**

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the diagram below.



### Note.

- (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen. There is no reliability issue when the T5, T6 timing missing the range.
- (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.





Preliminary

# 7. OPTICAL CHARACTERISTICS

### 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Ta	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	$V_{CC}$	12V	V		
Input Signal	According to typical va	alue in "3. ELECTRICAL (	CHARACTERISTICS"		
Lamp Current	l <sub>L</sub>	6.0±0.5	mA		
Oscillating Frequency (Inverter)	F <sub>W</sub>	47±2	KHz		
Vertical Frame Rate	Fr	60	Hz		

### 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note		
Contrast Ratio		CR		1800	2000	-	-	Note (2)		
Response Time		Gray to gray		·	6.5	12	ms	Note (3)		
Center Luminance of White		L <sub>C</sub>		450	500	500 -		Note (4)		
White Variation		δW		-	- 1.3		ı	Note (7)		
Cross Talk	Cross Talk		$\theta_x=0^\circ$ , $\theta_Y=0^\circ$	_	-	4	%	Note (5)		
	Dod	Rx	Viewing Angle at		0.649	Typ.+	1			
	Reu	Ry	Normal Direction		0.324		-			
	Green	Gx			0.198		-			
Color		Gy		Тур	0.662		1	Note (6)		
Chromaticity	Blue	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.03	-	Note (0)					
Cilionialicity	Dide	Ву			0.083		- ms cd/ m² - % %			
	\/\/hito	Wx			0.280		-			
	vvnite	Wy			0.285		-			
	Color Gamut			85	88	-	%	NTSC		
_	Horizontal	$\theta_x$ +		80	88	-				
Viewing	Horizoniai	$\theta_{x}$ -	OD> 00	80	88	- cd/ m <sup>2</sup> Note ( 1.3 - Note ( 4 % Note (	Note (1)			
Angle	Vertical	θ <sub>Y</sub> +	CR≥20	80	88	-	Deg.	Note (1)		
	vertical	θ <sub>Y</sub> -		80	88	-				




Global LCD Panel Exchange Center

Issue Date: Jul.12.2007 Model No.: V470H1-L13 Preliminary

Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):

Viewing angles are measured by Eldim EZ-Contrast 160R



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7)

Note (3) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 63, 127, 191, and 255.

Gray to gray average time means the average switching time of gray level 0, 63,127,191,255 to each other.



Note (4) Definition of Luminance of White (L<sub>C</sub>):

Measure the luminance of gray level 255 at center point.

 $L_C = L$  (5), where L (x) is corresponding to the luminance of the point X at the figure in Note (7).


Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:


Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sup>2</sup>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sup>2</sup>)



Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.






Note (7) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$ 







### 8. PRECAUTIONS

### 8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

#### **8.2 SAFETY PRECAUTIONS**

- (1) The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.






# 9. DEFINITION OF LABELS

### 9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: V470H1-L13
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:


(a) Manufactured Date: Year: 0~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for  $1^{st}$  to  $31^{st}$ , exclude I ,O, and U.

- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.







# 10. PACKAGING

# 10.1 PACKING SPECIFICATIONS

(1) 3 LCD TV modules / 1 Box

(2) Box dimensions: 1190(L)x280(W)x720(H)mm

(3) Weight: approximately 61 Kg (3 modules per box)

### 10.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method





Figure.10-1 packing



Global LCD Panel Exchange Center

Issue Date: Jul.12.2007 Model No.: V470H1-L13 Preliminary

Air Transportation & Sea / Land Transportation (40ft Container)



# Sea / Land Transportation (40ft HQ Container)





Figure.10-2 packing





# 11. MECHANICAL CHARACTERISTIC



The information described in this technical specification is tentative and it is possible to be changed without prior notice. Please contact CMO 's representative while your product design is based on this specification. **Version 1.0** 



