



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9 Approval

## **TFT LCD Approval Specification**

# MODEL NO.: V460H1 - LH9

Customer:		
Approved by: _		
Note:		

Approved By	TV Product Marketing & Management Div
	Chao-Chun Chung

Reviewed By	QA Dept.	Product Development Div.		
rioviowod By	Hsin-Nan Chen	WT Lin		

Droporod Dy	LCD TV Marketing and Product Management D				
Prepared By	Ken Wu	John Yen			

1

www.panelook.com

屏库:全球液晶屏交易中心

 $\bigotimes$ 

CHIME OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9

## <u>Approval</u>

## CONTENTS

REVISION HISTORY		3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT INVERTER UNIT		5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT 3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHARACT 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERFACE CHARACTERISTICS	ERISTICS	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE		15
5. INTERFACE PIN CONNECTION 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 INVERTER UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT		16
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE		25
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS		28
8. DEFINITION OF LABELS		32
9. PACKAGING 9.1 PACKING SPECIFICATIONS 9.2 PACKING METHOD		34
10. PRECAUTIONS 10.1 ASSEMBLY AND HANDLING PRECAUTIONS 10.2 SAFETY PRECAUTIONS 10.3 SAFETY STANDARDS		37
11. MECHANICAL CHARACTERISTICS 12. APPENDIX		38 41
2		

Version 2.0

**OPTOELECTRONICS CORP.** 

m

屏库:全球液晶屏交易中心



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9 Approval  $\bigotimes$ 

## **REVISION HISTORY**

Version	Date	Page (New)	Section	Description
Ver2.0	Feb. 12,'10	All	All	Approval Specification was first issued.
Ver2.0	Feb. 12,'10	All		Approval Specification was first issued.

3



CHINEL OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9

#### **1. GENERAL DESCRIPTION**

#### **1.1 OVERVIEW**

V460H1-LH9 is a 46" TFT Liquid Crystal Display module with 14-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 HDTV format and can display true 16.7M colors (8-bit/color). The inverter for backlight is built-in.

#### **1.2 FEATURES**

- High brightness (450nits)
- High contrast ratio (6000:1)
- Fast response time (Gray to Gray average 4.5 ms)
- High color saturation (72% NTSC)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 120 Hz frame rate
- Ultra wide viewing angle: Super MVA technology

#### **1.3 APPLICATION**

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

#### **1.4 GENERAL SPECIFICATIONS**

Item	Specification	Unit	Note
Active Area	1018.08(H) x 572.67(V) (46" diagonal)	mm	(1)
Bezel Opening Area	1024.4(H) x 579.2(V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.17675(H) x 0.53025(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 11%) Hardness (3H)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec of the surface treatment is temporarily for this phase. CMO reserves the rights to

change this feature.

#### **1.5 MECHANICAL SPECIFICATIONS**

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	-	1083	-	mm	
Module Size	Vertical (V)	-	627	-	mm	(1), (2)
	Depth (D)	-	51.2	-	mm	
	Weight	-	13270	-	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.



CHINEL OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9


## 2. ABSOLUTE MAXIMUM RATINGS

## 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

ltom	<b>S</b> .,	Sumbol		lue	Unit	Note				
Item	Symbol -		Min.	Max.	Unit					
Storage Temperature	T <sub>ST</sub>		T <sub>ST</sub>		age Temperature T <sub>ST</sub>		-20	+60	°C	(1)
Operating Ambient Temperature	T <sub>OP</sub>		0	50	°C	(1), (2)				
Shook (Non Operating)	S <sub>NOP</sub>	X, Y axis	-	50	G	(3), (5)				
Shock (Non-Operating)		Z axis	-	35	G	(3), (5)				
Vibration (Non-Operating)	V <sub>NOP</sub>		-	1.0	G	(4), (5)				

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta  $\leq$  40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in your product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in your product design.
- Note (3) 11 ms, half sine wave, 1 time for  $\pm X$ ,  $\pm Y$ , and  $\pm Z$ .
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture. The module would not be twisted or bent by the fixture.



#### **Relative Humidity (%RH)**



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



#### 2.2 ELECTRICAL ABSOLUTE RATINGS

#### 2.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note
nem	Symbol	Min.	Max.	Unit	nole
Power Supply Voltage	V <sub>cc</sub>	-0.3	13.5	V	(1)
Logic Input Voltage	V <sub>IN</sub>	-0.3	3.6	V	(1)

#### 2.2.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Va	lue	Unit	Note	
	Symbol	Min.	Max.		Note	
Lamp Voltage	Vw	_	3000	V <sub>RMS</sub>		

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.



CHINEL OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9 Approval

## **3. ELECTRICAL CHARACTERISTICS**

**3.1 TFT LCD MODULE** (Ta = 25 ± 2 °C)

Parameter		Symbol		Value		Unit	Nata		
	Paramet	er	Symbol	Min.	Тур.	Max.	Unit	Note	
Power Su	ower Supply Voltage		V <sub>cc</sub>	10.8	12	13.2	V	(1)	
Rush Cur	rent		I <sub>RUSH</sub>	-	-	4.5	Α	(2)	
		White Pattern		-	0.9	-	Α		
Power Su	pply Current	Black Pattern	I <sub>cc</sub>	-	0.86	-	Α	(3)	
		Horizontal Stripe		-	1.68	-	Α		
	Differential In Threshold Vo	•	$V_{\text{LVTH}}$	+100	-	-	mV		
LVDS	Differential In Threshold Vo		V <sub>LVTL</sub>	-	-	-100	mV		
Interface	Common Inpu	it Voltage	V <sub>CM</sub>	1.0	1.2	1.4	V	(4)	
	Differential input voltage (Singled end)		V <sub>ID</sub>	200		600	ohm		
	Terminating Resistor		R <sub>T</sub>	-	100	-			
CMOS	Input High Th	reshold Voltage	V <sub>IH</sub>	2.7	-	3.3	V		
interface	Input Low Thr	eshold Voltage	V <sub>IL</sub>	0	-	0.7	V		

Note (1) The module should be always operated within the above ranges.

Version 2.0

7


 $\langle \! \! \rangle$ 



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



Note (2) Measurement condition:



Version 2.0






Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



Note (3) The specified power supply current is under the conditions at Vcc = 12V, Ta =  $25 \pm 2$  °C,  $f_v = 60$  Hz, whereas a power dissipation check pattern below is displayed.



#### b. Black Pattern



**OP** 

m

屏库:全球液晶屏交易中心




Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



Note (4) The LVDS input characteristics are as follows:

**OELECTRONICS CORP.** 





Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9

Approval

## **3.2 BACKLIGHT UNIT**

#### 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Deremeter	Sumbol		Value	Linit	Noto	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Lamp Input Voltage	VL	-	1100	-	V <sub>RMS</sub>	-
Lamp Current	١	10.5	11.0	11.5	mA <sub>RMS</sub>	(1)
	V	-	-	1820	V <sub>RMS</sub>	(2), Ta = 0 °C
Lamp Turn On Voltage	Vs	-	-	1650	V <sub>RMS</sub>	(2), Ta = 25 ⁰C
Operating Frequency	FL	30	-	80	KHz	(3)
Lamp Life Time	$L_BL$	50,000	-	-	Hrs	(4)

#### 3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol		Value		Unit Note	Noto
Farameter	Symbol	Min.	Тур.	Max.	Unit	Note
Total Power Consumption	P <sub>255</sub>	-	156	163	>	(6)
Power Supply Voltage	$V_{BL}$	22.8	24	25.2	V	
Power Supply Current	I <sub>BL</sub>	-	6.5	6.8	Arms	No Dimming
Input Ripple Noise	-	-	-	912	kHz	
Oscillating Frequency	Fw	37	40	43	mA	H.V (5)
Dimming frequency	F <sub>B</sub>	150	160	170	Hz	Dimming frequency
Minimum Duty Ratio	D <sub>MIN</sub>	-	20	-	%	Minimum Duty Ratio

Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.

- Note (2) The lamp starting voltage V<sub>S</sub> should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 ±2°C and I<sub>L</sub> =10.5~ 11.5mArms.
- Note (5) The power supply capacity should be higher than the total inverter power consumption P<sub>BL</sub>. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 46" backlight unit under input voltage 24V, average lamp current 11.3 mA and lighting 30 minutes later.


**OPTOELECTRONICS CORP.** 

m

屏库:全球液晶屏交易中心



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9





Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9

Approva

## **3.2.3 INVERTER INTERFACE CHARACTERISTICS**

ECTRONICS CORP.

Parameter		0	Symbol Test		Value			Nete
		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
On/Off Control Voltage	ON	V	_	2.0	_	5.0	V	
On/On Control Voltage	OFF	$V_{BLON}$		0	_	0.8	V	
Internal PWM Control	MAX	V <sub>IPWM</sub>	_	2.85	3.0	3.15	V	Maximum duty ratio
Voltage	MIN	V IPWM		_	0		V	Minimum duty ratio
External PWM Control	HI	V	_	2.0		5.0	V	Duty on
Voltage	LO	V <sub>EPWM</sub>		0		0.8	V	Dutv off
Status Signal	HI	Status		3.0	3.3	3.6	V	Normal
Status Signal	LO		_	0		0.8	V	Abnormal
VBL Rising Time	VBL Rising Time			30			ms	10%-90%V <sub>BL</sub>
VBL Falling Time		Tf1	_	30		_	ms	10 /0-90 /0 V <sub>BL</sub>
Control Signal Rising Tin	ne	Tr	_		1	100	ms	
Control Signal Falling Tir	ne	Tf	_		1	100	ms	
PWM Signal Rising Time	;	T <sub>PWMR</sub>	_	_		50	us	
PWM Signal Falling Time	Э	T <sub>PWMF</sub>	_	_	-	50	us	
Input impedance		R <sub>IN</sub>	_	1		—	MΩ	
PWM Delay Time		T <sub>PWM</sub>	-	100		_	ms	
BLON Delay Time		Ton	_	300	/_	_	ms	
		T <sub>on1</sub>	-	300	-	_	ms	
BLON Off Time		T <sub>off</sub>	-	300	—	_	ms	

Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.

- Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:


Turn ON sequence: VBL  $\rightarrow$  PWM signal  $\rightarrow$  BLON

Turn OFF sequence: BLOFF  $\rightarrow$  PWM signal  $\rightarrow$  VBL

13



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9 Approval  $\oslash$ 



100%

Minimun Duty




CHINE OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



## 4. BLOCK DIAGRAM OF INTERFACE

### 4.1 TFT LCD MODULE





CHINE OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9

Approval

## **5. INPUT TERMINAL PIN ASSIGNMENT**

#### 5.1 TFT LCD Module

## CNF1 Connector Part No.: 187059-51221 (P-TWO) or equivalent

Pin	Name		Note
1	RPF	Reverse picture function (default low)	8
2	MEN	MEMC function selection	5
3	MCFG0	MEMC function selection	5
4	MCFG1	MEMC function selection	5
5	LVDS8b	8bit/10bit LVDS input selection	6
6	GV mode		6
7	SELLVDS	Graphic / Video mode selection LVDS data format Selection	
			3
8	SCL	I2C CLK Signal	
9	SDA.	I2C Data Signal	
10	ODSEL	Overdrive Lookup Table Selection	4
11	GND	Ground	
12	ERX0-	2nd pixel Negative LVDS differential data input. Channel 0	
13	ERX0+	2nd pixel Positive LVDS differential data input. Channel 0	
14	ERX1-	2nd pixel Negative LVDS differential data input. Channel 1	
15	ERX1+	2nd pixel Positive LVDS differential data input. Channel 1	
16	ERX2-	2nd pixel Negative LVDS differential data input. Channel 2	
17	ERX2+	2nd pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	ECLK-	2nd pixel Negative LVDS differential clock input.	
20	ECLK+	2nd pixel Positive LVDS differential clock input.	
21	GND	Ground	
22	ERX3-	2nd pixel Negative LVDS differential data input. Channel 3	
23	ERX3+	2nd pixel Positive LVDS differential data input. Channel 3	
24	ERX4-	2nd pixel Negative LVDS differential data input. Channel 4	
25	ERX4+	2nd pixel Positive LVDS differential data input. Channel 4	
26	N.C.	No Connection	2
27	N.C.	No Connection	2
28	ORX0-	1st pixel Negative LVDS differential data input. Channel 0	
29	ORX0+	1st pixel Positive LVDS differential data input. Channel 0	
30	ORX1-	1st pixel Negative LVDS differential data input. Channel 1	
31	ORX1+	1st pixel Positive LVDS differential data input. Channel 1	
32	ORX2-	1st pixel Negative LVDS differential data input. Channel 2	
33	ORX2+	1st pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	OCLK-	1st pixel Negative LVDS differential clock input.	
36	OCLK+	1st pixel Positive LVDS differential clock input.	
37	GND	Ground	1
38	ORX3-	1st pixel Negative LVDS differential data input. Channel 3	7
39	ORX3+	1st pixel Positive LVDS differential data input. Channel 3	
40	ORX4-	1st pixel Negative LVDS differential data input. Channel 4	
41	ORX4+	1st pixel Positive LVDS differential data input. Channel 4	
42	N.C.	No Connection	2
43	N.C.	No Connection	2
44	GND	Ground	-
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	$\neg$
48	VCC	+12V power supply	1
49	VCC	+12V power supply	
50	VCC	+12V power supply	
51	VCC	+12V power supply	




CHINE OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



Note (1) LVDS connector pin orderdefined as follows



Note (2) Reserved for internal use. Please leave it open.

Note (3)

SELLVDS	Mode
L(default)	VESA
Н	JEIDA

L: Connect to GND, H: Connect to +3.3V

Note (4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the

frame rate to optimize image quality.

ODSEL	Description
L(default)	Lookup table was optimized for 60 Hz frame rate input.
н	Lookup table was optimized for 50 Hz frame rate input.

L: Connect to GND, H: Connect to +3.3V

#### Note (5) Motion Engine (ME) Level & Demo Function Table

Motion engine level must be adjusted after video mode is selected (or entered).

Adjusting the motion engine level in graphic mode has no effect

lanking disable			MCFG0		Notes	
	0	0	0	(a)		
uto blanking	0	0	1		(b)	
lanking enable	0	1	0		(c)	
		Effec	t of ME $ ightarrow$	De blur	De judder	Halo
ode (d)	0	1	1	Demo Window		
strong	1	0	0	Enable	Strong	Strong
ledium(Default)	1	0	1	Enable	Normal	Normal
Veak	1	1	0	Enable	Weak	×
)FF	1	1	1	×	×	×
		(e) (f) (g)				
	de (d) trong edium(Default) /eak	de (d) 0 trong 1 ledium(Default) 1 /eak 1	Effec           de (d)         0         1           trong         1         0           edium(Default)         1         0           /eak         1         1	Effect of ME →           de (d)         0         1         1           trong         1         0         0           edium(Default)         1         0         1           /eak         1         1         0           FF         1         1         1	Effect of ME → De blur         de (d)       0       1       1         trong       1       0       0       Enable         edium(Default)       1       0       1       Enable         /eak       1       1       0       Enable         FF       1       1       1       ×         (e) (f) (g)       (f) (g)       (g)       (g)	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Version 2.0



CHINE OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9

- (a) Module re-starts processing video signals from Frontend scaler control board.
- (b) During sync unstable period such as format change, 60Hz <-> 50Hz .

MCFG0 can be used to insert blanking of 500ms. This signal is toggled.

- (c) Module continues to insert blanking until blanking disable signal is received from frontend scaler board.
- (d) Demo window mode: Demo Window appears to the left half of display area. Left side with frame is 120Hz with MEMC, and right side is 120Hz w/o motion compensation.
- (e) GPIO (General Purpose I/O) sequence of ME Level: (1) MEN; (2) MCFG1; (3) MCFG0.
   GPIO sequence of Blanking Enable, Blanking Disable and Demo window: (1) MCFG1; (2) MCFG0; (3) MEN.

(f) Each scaler command must be maintained the same voltage level at least 100ms.

(g) 0 : Connect to GND, 1 : +3.3V

Note (6) 8bit/10bit LVDS input selection

LVDS8b	Bit depth
H(default)	8bit
L	10bit

L : Connect to GND, H : Connect to +3.3V

#### Note (7) Graphic / Video mode selection

There is no prohibited time period for switching between Graphic mode and Video mode.

GV_mode	Mode select	MEMC ON/OFF
H(default)	Graphic mode	MEMC OFF
	Video mode	MEMC ON

L : Connect to GND, H : Connect to +3.3V

Note (8)

SELLVDS	Mode
L(default)	Normal Display
Н	Rotation Display

L: Connect to GND, H: Connect to +3.3V



OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



#### **5.2 BACKLIGHT UNIT**

The pin configuration for the housing and the leader wire is shown in the table below.

CN2-CN8: CP042ESFA00 (Cvilux)

Pin	Name	Description	Wire Color
1	HV	High Voltage	Blue
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model CP042ESFA00,

manufactured by Cvilux. The mating header on inverter part number is CP042EP1MFB-LF (Cvilux)

## 1.HV (Blue) 2.HV(White ) 1.HV (Blue) 2.HV (White) 1.HV (Blue) 2.HV (White) 1.HV (Blue) 2.HV (White)



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



Approval

### **5.3 INVERTER UNIT**

CN1: CI0114M1ER0-LA (Cvilux) or equivalent

Pin №	Symbol	Feature
1		
2		
3	VBL	+24V
4		
5		
6		
7		
8	GND	GND
9		
10		
11	STATUS	Normal (3.3V) Abnormal(GND)
12	E_PWM	External PWM Control Signal
13	I_PWM	Internal PWM Control Signal
14	BLON	BL ON/OFF

Note (1) Pin 12: External PWM control (use pin 12): Pin 13 must open.

Note (2) Pin 13: Internal PWM control (use pin 13): Pin 12 must open.

Note (3) Pin 12 and Pin 13 can't open in the same period.

CN2~CN8: CP042EP1MFB-LF (Cvilux)

Pin №	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage

20




Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



 $\oslash$ 

#### **5.4 BLOCK DIAGRAM OF INTERFACE**





Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9 Approval

AR0~AR9: First pixel R data AG0~AG9: First pixel G data AB0~AB9: First pixel B data BR0~BR9: Second pixel R data BG0~BG9: Second pixel G data BB0~BB9: Second pixel B data DE: Data enable signal DCLK: Data clock signal

Notes:

- (1) The system must have the transmitter to drive the module.
- (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.





CHIMEI OPTOELECTRONICS CORP. Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



#### **5.5 LVDS INTERFACE**

VESA Format : SELLVDS = L or Open





AR0~AR9: First Pixel R Data (9; MSB, 0; LSB) AG0~AG9: First Pixel G Data (9; MSB, 0; LSB) AB0~AB9: First Pixel B Data (9; MSB, 0; LSB) DE : Data enable signal DCLK : Data clock signal RSVD : Reserved



CHIME OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9

#### 5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

	•									1		Da	ata	Sigr	nal			1							
	Color				Re									reer							BΙι				
-	Dissi	R7	R6	R5	R4	R3	R2	R1	R0	G7		G5		G3	G2	G1	G0	B7	B6	B5	B4	B3			B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:		:	:	•••	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	. :	2:1		:	:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Crew	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Gray	:	:	:	:	:	:	:	1	•	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale Of	:	:	:	:	:	:	:	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Green	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Gray	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale	:	:	:	· ·		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	Blue (253)	0	0	0	Ó	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Blue	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Approval



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9

## 6. INTERFACE TIMING

### **6.1 INPUT SIGNAL TIMING SPECIFICATIONS**


OELECTRONICS CORP.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	1/Tc	60 74.25		78	MHZ	-
	Input cycle to cycle jitter	Trcl	_	_	200	ps	(3)
LVDS Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F <sub>clkin</sub> -2%		F <sub>clkin</sub> +2%	MHz	
	Spread spectrum modulation frequency	F <sub>SSM</sub>	30	_	50	KHz	(4)
LVDS Receiver Data	Setup Time	Tlvsu	600			ps	-
	Hold Time	Tlvhd	600	_		ps	-(5)
	Frame Rate	Fr6	47	50	<b>5</b> 3	Hz	(6)
	Frame Rate	Fr5	57	60	62		(6)
Vertical Active Display Term	Total	Tv	1110	1125	1135	Th	Tv=Tvd+Tvb
	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	30	45	55	Th	-
	Total	Th	1050	110 0	1150	Тс	Th=Thd+Thb
Horizontal Active Display Term	Display	Thd	960	960	960	Тс	-
	Blank	Thb	90	140	190	Тс	-

Note (1) Please make sure the range of frame rate has follow the below equation :

 $Fr(max) \ge Fclkin / Tv \times Th \le Fr(min)$ 

Note (2) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I  $T_1 - TI$ 






Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



Approval

Note (3) The SSCG (Spread spectrum clock generator) is defined as below figures.






CHINES CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9

Approval

### **6.2 POWER ON/OFF SEQUENCE**

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



#### **Power ON/OFF Sequence**

Note:

- (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



7. OPTICAL CHARACTERISTICS

### 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Та	25±2	O°
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V <sub>CC</sub>	12V	V
Input Signal	According to typical va	alue in "3. ELECTRICAL (	CHARACTERISTICS"
Lamp Current	l	11.0±0.5	mA
Oscillating Frequency (Inverter)	Fw	40±3	KHz
Vertical Frame Rate	Fr	120	Hz

#### 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be

measured under the test conditions described in 7.1 and stable environment shown in Note (6).

lte	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ratio		CR		4000	6000	-	-	Note (2)	
Response Tim	e	Gray to gray		·	4.5	9	ms	Note (3)	
Center Luminance of White		L <sub>C</sub>		360	450	50 -		Note (4)	
White Variation	ı	δW				1.3	-	Note (7)	
Cross Talk		СТ		-	-	4	%	Note (5)	
	Red	Rx			0.633		-		
	r tou	Ry	normal direction		0.324		-		
	TalkCTRedRxRyGreenGreenGy	_	-						
Color	Green	Gy			0.603	Typ.+	-	Note (6)	
Chromaticity				0.03		0.03	-		
							-		
							-		
		Wy					-		
	Color Gamut				72	-	%	NTSC	
	Horizontal	$\theta_x$ +		80	88	-			
Viewing	TIONZOIItai	θ <sub>x</sub> -	00>00	80	88	-	-         Note           ms         Note           cd/ m <sup>2</sup> Note           -         Note           %         Note           -         -           -         -           -         -           -         -           -         -           -         -           -         -           -         -           -         -           -         -	Note (1)	
Angle	Vertical	θ <b>γ</b> +	CR≥20	80	88	-	Deg.		
	vertical	θ <sub>Y</sub> -		80	88	-			




CHINELOPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9

Approval

Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):

Viewing angles are measured by Autronic Conoscope Cono-80



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7)

Note (3) Definition of Gray to Gray Switching Time :



The driving signal means the signal of gray level 0, 63, 127, 191, and 255.

Gray to gray average time means the average switching time of gray level 0 ,63,127,191,255 to each other .



CHIMEI OPTOELECTRONICS CORP. Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



Note (4) Definition of Luminance of White (L<sub>C</sub>):

Measure the luminance of gray level 255 at center point.

 $L_{c}$  = L (5), where L (x) is corresponding to the luminance of the point X at the figure in Note (7).


Note (5) Definition of Cross Talk (CT):

 $CT = \mid Y_B - Y_A \mid / Y_A \times 100 \text{ (\%)}$ 

Where:


 $Y_A$  = Luminance of measured location without gray level 255 pattern (cd/m<sup>2</sup>)

 $Y_B$  = Luminance of measured location with gray level 255 pattern (cd/m<sup>2</sup>)



Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.








Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9 Approval

Note (7) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 255 at 5 points

δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]



Active Area

www.panelook.com

屏库:全球液晶屏交易中心



CHINE OPTOELECTRONICS CORP.


Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



## 8. DEFINITION OF LABELS

#### 8.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(d) Production Location: XXXX, for example: TAIWAN or CHINA.

www.panelook.com

屏库:全球液晶屏交易中心



CHINE OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



Serial ID includes the information as below:

- (a) Manufactured Date: Year: 2003=3, 2004=4....2010=0,2011=1,2012=2...
  - Month: 1~9, A~C, for Jan. ~ Dec.
  - Day: 1~9, A~Y, for  $1^{st}$  to  $31^{st}$ , exclude I ,O, and U.
- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product

Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



CHIME OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9




#### 9. PACKAGING

#### 9.1 PACKING SPECIFICATIONS

- (1) 3 LCD TV modules / 1 Box
- (2) Box dimensions : 1175(L)x 282(W)x 725(H)mm
- (3) Weight : approximately 45Kg (3 modules per box)

#### 9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method






Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



 $\oslash$ 

Air Transportation &





www.panelook.com

肩库:全球液晶屏交易中心



**CHINE** OPTOELECTRONICS CORP. Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9






Figure.9-2 packing method



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9

## **10. PRECAUTIONS**

### **10.1 ASSEMBLY AND HANDLING PRECAUTIONS**

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

#### **10.2 SAFETY PRECAUTIONS**

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

#### **10.3 SAFETY STANDARDS**

The LCD module should be certified with safety regulations as follows:


Regulatory	Item	Standard
	UL	UL 60950-1: 2003
Information Technology equipment	cUL	CAN/CSA C22.2 No.60950-1-03
	СВ	IEC 60950-1:2001
	UL	UL 60065: 2003
Audio/Video Apparatus	cUL	CAN/CSA C22.2 No.60065-03
	СВ	IEC 60065:2001

If the module displays the same pattern for a long period of time, the phenomenon of image sticking may be occurred.



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9 Approval  $\bigotimes$ 

# **11. MECHANICAL CHARACTERISTIC**



38

**OELECTRONICS CORP.** 

OP


m

屏库:全球液晶屏交易中心



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9








Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



 $\Diamond$ 







CHINE OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



## 12. APPENDIX – TWO Wire BUS INTRODUCTION

### **12.1 PIN ASSIGNMENT**


51pins LVDS connector

Pin8: SCL

Pin9: SDA

## **12.2 I2C BUS APPLICATION NOTE**

I2C bus: (The I2C bus must for MEMC only or prevent the I2C bus voltage drop down in initial state)




#### **12.3 TWO WIRE BUS DEVICE ADDRESS**

Two wire device address: default is 0x40, 1 byte

Two wire command: the range is 0x00 to 0xFF, 1 byte, see the two wire command table.



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



 $\Diamond$ 

#### Two wire bus format:

Dev	vice	Addr	ess	: 0>	(40	def	ault			Command										
D7	D6	D5	D4	D3	D2	D1	D0			D7	D6	D5	D4	D3	D2	D1	D0			
0	1	0	0	0	0	0	W/R			L	х	х	х	х	х	х	х			
/V/F	W/F write : 0; Read : 1																			
L	L 1 : 1Byte Data Length; 0: 4Byte Data Length																			
S	S TWI-Bus Start condition from master																			
Sr	TWI	-Bus	s Sta	rt c	ond	itior	n fron	n ma	aste	er										
Α	TWI	-Bus	s Acl	knov	wlee	lge	bit fr	om i	mas	ster										
/A	TWI	-Bus	s Not	Ac	kno	wle	dge I	oit fr	om	sal	ve									
Ρ	TWI	-Bus	s Sto	рс	ond	itior	n from	n ma	aste	er										
Da	ata	TWI	Bus	s Da	ita f	rom	mas	ster												
Da	ata	TW	Bus	5 Da	ta f	rom	salv	e .												



CHINE OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9

Approval

## 12.4 TWO WAY TO CONTROL THE TWO WIRE BUS

There are two options to control the two wires bus command.

#### Two wire bus 6 bytes format

TW	/I BU	IS 6	BYT	ES F	ORN	IATE																					
Wr	ite O	)per:	atio	n																							
	MSE	3		LSB		MSE	3		LSB		MS	В													LSE	3	
S	Devi	ice A	٨ddr	0	A	0	Co	mm	and	Α	-1s	t Da	ata	А	2n	d D:	ata	А	Зrd	Dat	a /	A I	4th	Da	ta	A	Р
1bit		7bit		W	1bit	1bit		7bit	t	1bit				1bit				1bit			1	bit			1	l bit'	1bit
																									_		
TW	/I BU	IS 6	BYT	ES F	ORM	IATE												_									
Rea	ad O	рега	atio	n																							
	MSE	3		LSB		MSE	3		LSB																		
S	Devi	ice A	١ddr	0	A	0	Co	mm	and	A	—																
1bit	:	7bit		W	1bit	1bit		7bit	t	1bit																	
•	MSE	3		LSB		MSE	3													L	SB						
Sr	Devi	ice A	١ddr	1	A		1st I	Data	a	Α	2n	d Da	ata	А	Зr	d Da	ata	А	4th	Dat	a /	Ά	Ρ				
1bit		7bit		R	1bit		8bit			1bit		8bit		1bit		8bit		1bit	: 8	3bit	1	bit	bit				

#### Two wire bus 3 bytes format

TWI BUS 3	BYT	ES F	ORM	IATE									
Write Ope	ratio	n											
MSB		LSB		MSE	3		LSB		MS	В	LS	В	
S Device	Addr	0	A	1	Co	mm	and	A	-1s	t Da	ata	А	P
1bit 7bi	t	W	1bit	1bit		7bit		1bit	: 8bit			1bit	1bit
TWI BUS 3	BYT	ES F	ORM	IATE									
Read Ope	ratio	n											
MSB		LSB		MSE	3		LSB						
S Device	Addr	0	A	1	Co	Commai		A	—				
1bit 7bi	t	W	1bit	1bit		7bit		1bit					
✓ MSB		LSB		MSE	3		LSB						
Sr Device	Addr	1	A		1st I	Data	a	A	Ρ				
1bit 7bi		R	1bit		8bit			1bit	1bit				

#### Note:

A transmission basically consists of a START condition, a SLA+R/W, one or more data packets and a STOP condition. An empty message, consisting of a START followed by a STOP condition, is illegal. Note that the wired-ANDing of the SCL line can be used to implement handshaking between the master and the slave. The slave can extend the SCL low period by pulling the SCL line low. This is useful if the clock speed set up by the master is too fast for the slave, or the slave needs extra time for processing between the data transmissions. The slave extending the SCL low period will not affect the SCL high period, which is determined by the master. As a consequence, the slave can reduce the TWI data transfer speed by prolonging the SCL duty cycle.



ECTRONICS CORP

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9

Approva

## **12.5 TWO WIRE BUS COMMAND TABLE**

There is two wire bus command table.

Command Name		Access Mode	Description
All OSD Protection	0x00	R/W	OSDx Enable Flag Contorl
OSD1_Start_Protection	0x01	R/W	OSD1 Protection Start Position
OSD2_Start_Protection	0x02	R/W	OSD2 Protection Start Position
OSD3_Start_Protection	0x03	R/W	OSD3 Protection Start Position
OSD4_Start_Protection	0x04	R/W	OSD4 Protection Start Position
OSD1_End_Protection	0x05	R/W	OSD1 Protection End Position
OSD2_End_Protection	0x06	R/W	OSD2 Protection End Position
OSD3_End_Protection	0x07	R/W	OSD3 Protection End Position
OSD4_End_Protection	0x08	R/W	OSD4 Protection End Position
Demo Window	0x09	R/W	ME Performance Demo
MEMC Level	0x0A	R/W	ME Performance
GV Mode	0x0B	R/W	ME Operation
Blanking	0x0C	R/W	Blinking the screen
RPF	0x0D	R/W	Rotation picture function

(x1, y1)

OSD protection is rectangle. Please locate the position as below,


(x1-Left, y1-Top) (x2-Right, y2-Bottom)

Motion engine is not active in this blue area.

(x2, y2)



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



 $\langle p \rangle$ 

#### Enable All OSD Protection

		AllOSD Prote	ction : 0x00	
4 Bytes Data Leng	th			
1st BYTE DATA	D31 D30 D29 D28	D27 D26 D25 D24	D31~D28	Unused
	Unused	OSDx	D27	OSD4 flag 1 : On ; 0 : Off
2nd BYTE DATA	D23 D22 D21 D20	D19 D18 D17 D16	D26	OSD3 flag 1 : On ; 0 : Off
	Unu	ised	D25	OSD2 flag 1 : On ; 0 : Off
3rd BYTE DATA	D15 D14 D13 D12	D11 D10 D9 D8	D24	OSD1 flag 1 : On ; 0 : Off
	Unu	ised	D23~D0	Unused
4th BYTE DATA	D7 D6 D5 D4	D3 D2 D1 D0		
	Unu	ised		
		AllOSD Prote	ction : 0x80	
1 Byte Data Lengtl	h			
1st BYTE DATA	D7 D6 D5 D4	D3 D2 D1 D0	D7~D4	Unused
	Unused	OSDx	D3	OSD4 flag 1 : On ; 0 : Off
			D2	OSD3 flag 1 : On ; 0 : Off
			D1	OSD2 flag 1 : On ; 0 : Off
			DO	OSD1 flag 1 : On ; 0 : Off

#### OSD # 1~4 Start Protection

									-	tection : 0x0					
									_	tection : 0x0 tection : 0x0					
	OSD4_Start_Protection : 0x04														
4 Bytes Data Leng	Bytes Data Length														
1st BYTE DATA															
			Unu	ised						D30~D27	Unused				
2nd BYTE DATA	D23	D22	D21	D20	D19	D18	D17	D16		D26~D16	OSDx Left position				
				OSD	Left					D15~D11	Unused				
3rd BYTE DATA	D15	D14	D13	D12	D11	D10	D9	D8		D10~D0	OSDx Top position				
4th BYTE DATA	D7	D6	D5	D4	D3	D2	D1	D0							
			(	) SD>	ς Τομ	)				Left positio	n Max : 1919				
										Top positio	n Max : 1079				

### OSD # 1~4 End Protection

		OSD1_End_Pro	ote	ection : 0x05											
		OSD2_End_Pro	ote	ection : 0x06	i										
	OSD3_End_Protection : 0x07														
	OSD4_End_Protection : 0x08														
4 Bytes Data Leng	Bytes Data Length														
1st BYTE DATA															
	Unused			D26~D16	OSDx Right position										
2nd BYTE DATA	D23 D22 D21 D20 D1:	9 D18 D17 D16		D15~D11	Unused										
	OSD Rig	ht		D10~D0	OSDx Bottom position										
3rd BYTE DATA	D15 D14 D13 D12 D1	1 D10 D9 D8													
	Unused														
4th BYTE DATA	D7 D6 D5 D4 D3	02 D1 D0		Right positi	ion Max : 1919										
	OSD Bott	om		Bootom po	sition Max : 1079										

TOELECTRONICS CORP.

屏库:全球液晶屏交易中心



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



### Demo Window

**OP** 

m

				De	emo	Wind	do	ow : 0x09	
4 Bytes Data Leng	th								
1st BYTE DATA	D31 D30	D29 D28	3 D27	D26	D25	D24		D31~D25	Unused
		Unus	ed					D24	DemoWindow 1 : On ; 0 : Off
2nd BYTE DATA	D23 D22	D21 D2	D19	D18	D17	D16		D23~D0	Unused
		Un	used						
3rd BYTE DATA	D15 D14	D13 D1:	2 D11	D10	D9	D8			
		Un	used						
4th BYTE DATA	D7 D6	D5 D4	D3	D2	D1	DO			
		Un	used						
				De	emo	Wind	do	ow : 0x89	
1 Byte Data Lengti	ו								
1st BYTE DATA	D7 D6	D5 D4	D3	D2	D1	D0	Ι	D7~D1	Unused
		Unus	ed					D0	DemoWindow 1 : On ; 0 : Off

#### MEMC Level

				ME Le	evel ; (	)x0A.			
4 Bytes Data Length.									_
1st BYTE DATA is	D31. D30.	D29.1	D28	D27.	D26.	D25.	D24.,	D31~D29.1	Unused.,
л	Unu	ised.			MEL	evel. <sub>1</sub>		D28~24.5	ME Level 0~F.,
2nd BYTE DATA	D23. D22.	D21.	D20.	D19.4	D18.	D17.	D16.		
.1			Unus	sed.					
3rd BYTE DATA	D15. D14.	D13.	D12.	D11.	D10.	D9.,	D8.1		0_;Off∔
.1			Unus	sed. <sub>1</sub>					3 : Weak ∔ 8 : Normal ∔
4th BYTE DATA in	D7.5 D6.5	D5.1	D4.1	D3.1	D2.1	D1.5	D0.1	.1	D : Strong.₁
.1			Unus	sed.				D23~D0.,	Unused.,
				ME Le	evel ; (	)x8A.			
1 Byte Data Length.									
1st BYTE DATA	D7.a D6.a	D5.1	D4.,	D3.,	D2.,	D1.a	D0.,	D7~D4.,	Unused.,
.1	Unu	ised. <sub>1</sub>			MEL	evel.		D3~D0.,	ME Level 0~F.,
									Q;Off∔
									3°:VVeak ∔
		.1						.1	8 : Normal ∔ D : Strong.₁
			/						-

### GV Mode

	GV Mo	de : 0x0B	
4 Bytes Data Len	gth		
1st BYTE DATA	D31 D30 D29 D28 D27 D26 D25 D24	D31~D25 Unused	
	Unused	D24 1 : Graphic ; 0 : Video	2
2nd BYTE DATA	D23 D22 D21 D20 D19 D18 D17 D16	6 D23~D0 Unused	
	Unused		
3rd BYTE DATA	D15 D14 D13 D12 D11 D10 D9 D8	1	
	Unused	1	
4th BYTE DATA	D7 D6 D5 D4 D3 D2 D1 D0	1	
	Unused	1	
	GV Mo	de : 0x8B	
1 Byte Data Leng	th		
1st BYTE DATA	D7 D6 D5 D4 D3 D2 D1 D0	D7~D1 Unused	
	Unused	D0 1 : Graphic ; 0 : Video	)
		]	

46

**OP** 

m

屏库:全球液晶屏交易中心



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



Blanking (Enable/Disable)

TOELECTRONICS CORP.

								- 1			
						Bla	nkin	g	: 0x0C		_
4 Bytes Data Len	gth										
1st BYTE DATA	D31	D30	D29	D28	D27 D	26 D25	5 D24		D31~D26	Unused	
			U	nuse	d				D24	Blanking; 1 : On ; 0 : Off	
2nd BYTE DATA	D23	D22	D21	D20	D19 D	18 D17	7D16		D23~D0	Unused	
				Unu	sed						
3rd BYTE DATA	D15	D14	D13	D12	D11 D	10 D9	D8				
				Unu	sed						
4th BYTE DATA	D7	D6	D5	D4	D3 [	D2 D1	DO		When the i	input signal is unstable,	
				Unu	sed				the screer	n should be blanked.	
						Bla	nkin	g	: 0x8C		
1 Byte Data Lengt	th										
1st BYTE DATA	D7	D6	D5	D4	D3 [	D2 D1	DO	Π	D7~D1	Unused	
			U	nuse	d				DO	Blanking; 1 : On ; 0 : Off	

**Rotation Panel Function** 


RPF.; 0x0D.												
4 Bytes Data Length												
D31.4	D30.	D29.4	D28.	D27.4	D26.	D25.,	D24.	D31~D26.,	Unused.,			
Unused.,							D24.5	Rotation; 1;;180° ; 0 : 0°.,				
D23.1	D22.	D21.4	D20.	D19.1	D18.	D17.	D16.	D23~D0., Unused.,				
Unused												
D15.	D14.	D13.	D12.	D11.4	D10.	D9.4	D8.1					
Unused							0: Normal (	dieplay (				
D7.4	D6.1	D5.1	D4.1	D3.1	D2.1	D1.5		1: Rotation display⊷				
Unused.												
RPF : 0x8D												
D7.a	D6.1	D5.1	D4.5	D3.1	D2.1	D1.a	D0.,	D7~D1.a	Unused.,			
Unused.,							D0.5	Rotation; 1,: 180° ; 0 : 0°.				
C4							ę					
	D23.1	D23. D22. D15. D14. D7. D6.	L D23 D22 D21 D D15 D14 D13 D D7 D6 D5 D D7 D6 D5 L D7 L D6 L	Unused D23. D22. D21. D20. Unu D15. D14. D13. D12. Unu D7. D6. D5. D4. Unu Unu D7. D6. D5. D4.	D31.       D30.       D29.       D28.       D27.         Unused       Unused       Unused         D23.       D22.       D21.       D20.       D19.         Unused       Unused       Unused       Unused         D15.       D14.       D13.       D12.       D11.         Unused       Unused       Unused       Unused         D7       D6       D5       D4       D3         Unused       Unused       Unused       Imused	D31.       D30.       D29.       D28.       D27.       D26.         Unused       Unused       Unused       D19.       D18.         D23.       D22.       D21.       D20.       D19.       D18.         D15.       D14.       D13.       D12.       D11.       D10.         D7       D6.       D5       D4.       D3       D2         D7       D6       D5       D4       D3       D2	D31.       D30.       D29.       D28.       D27.       D26.       D25.         Unused       Unused       Unused       D19.       D18.       D17.         D23.       D22.       D21.       D20.       D19.       D18.       D17.         D15.       D14.       D13.       D12.       D11.       D10.       D9.         D7.       D6.       D5.       D4.       D3.       D2.       D1.         Unused         Unused         Unused         D7.       D6.       D5.       D4.       D3.       D2.       D1.         Unused         Unused	D31.       D30.       D29.       D28.       D27.       D26.       D25.       D24.         D23.       D22.       D21.       D20.       D19.       D18.       D17.       D16.         D23.       D22.       D21.       D20.       D19.       D18.       D17.       D16.         D15.       D14.       D13.       D12.       D11.       D10.       D9.       D8.         D7.       D6.       D5.       D4.       D3.       D2.       D1.       D0.         RPF.: 0x8U.	D31.       D30.       D29.       D28.       D27.       D26.       D25.       D24.       D31~D26.         D23.       D22.       D21.       D20.       D19.       D18.       D17.       D16.       D23~D0         D15.       D14.       D13.       D12.       D11.       D10.       D9       D8         D15.       D14.       D13.       D12.       D11.       D10.       D9       D8         D7       D6       D5       D4       D3       D2       D1       D0         RPF.: 0x8D			



Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9 Approval

# **12.6 TWO WIRE BUS REQUIREMENT**

Symbol	Parameter	Condition	Min	Max	Unit
VL	Input Low-voltage		0	0.7	V
$V_{\rm H}$	Input High-voltage		2.7	3.3	V
t <sub>r</sub>	Rise Time for both SDA and SCL		$20 \pm 0.1 C_b$	300	ns
t <sub>cf</sub>	Output Fall Time from $V_{IHmin}$ to $V_{ILmax}$	$10 \text{ pF} < C_b < 400 \text{ pF}$	$20 + 0.1C_b$	250	ns
Ii	Input Current each I/O Pin	$0.1V_{CC} < V_1 < 0.9V_{CC}$	-10	10	uA
Ci	Capacitance for each I/O Pin		NA	10	pF
f <sub>SCL</sub>	SCL Clock Frequency		4	50	KHz
R <sub>P</sub>	Value of Pull-up resistor	$f_{SCL} \leqq 50 \text{KHz}$	3000	$1000 \text{ns/C}_{b}$	Ω
t <sub>HDSTA</sub>	Hold Time (repeated) STAR Condition	$f_{SCL} \leqq 50 \text{KHz}$	4	NA	us
t <sub>LOW</sub>	Low Period of the SCL Clock	$f_{SCL} \leqq 50 \text{KHz}$	4.7	NA	us
t <sub>HIGH</sub>	High Period of the SCL Clock	$f_{SCL} \leqq 50 \text{KHz}$	4	NA	us
t <sub>SUSTA</sub>	Set-up time for a repeated STAR Condition	$f_{SCL} \leqq 50 \text{KHz}$	4.7	NA	us
t <sub>HDDAT</sub>	Data hold time	$f_{SCL} \leqq 50 \text{KHz}$	0	3.45	us
t <sub>SUDAT</sub>	Data setup time	$f_{SCL} \leqq 50 \text{KHz}$	250	NA	ns
t <sub>SUSTO</sub>	Setup time for STOP Condition	$f_{SCL} \leqq 50 \text{KHz}$	4	NA	us
t <sub>QLF</sub>	Bus free time between a STOP and START Condition	$\rm f_{SCL} \leq 50 KHz$	4.7	NA	us





CHINEL OPTOELECTRONICS CORP.

Issued Date: Feb. 12, 2010 Model No.: V460H1 - LH9



## **12.7 THE TWO WIRE BUS SEQUENCE**

I. Initial state

