



- ☐ Tentative Specification
☐ Preliminary Specification
☒ Approval Specification

MODEL NO.: V400H1

SUFFIX: L11

Customer:

APPROVED BY

SIGNATURE

Name / Title

Note

Please return 1 copy for your confirmation with your signature and comments.

Approved By	Checked By	Prepared By
Chao-Chun Chung	Ken Wu	Apple Wen

**CONTENTS**

REVISION HISTORY.....	4
1. GENERAL DESCRIPTION.....	5
1.1 OVERVIEW.....	5
1.2 FEATURES.....	5
1.3 APPLICATION.....	5
1.4 GENERAL SPECIFICATIONS.....	5
1.5 MECHANICAL SPECIFICATIONS.....	6
2. ABSOLUTE MAXIMUM RATINGS.....	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT.....	7
2.2 PACKAGE STORAGE.....	8
2.3 ELECTRICAL ABSOLUTE RATINGS.....	8
2.3.1 TFT LCD MODULE.....	8
2.3.2 BACKLIGHT INVERTER UNIT.....	8
3. ELECTRICAL CHARACTERISTICS.....	9
3.1 TFT LCD MODULE.....	9
3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION.....	12
3.2.1 LAMP SPECIFICATION.....	12
3.2.2 INVERTER CHARACTERISTICS.....	12
3.2.3 INVERTER INTERFACE CHARACTERISTICS.....	14
4. BLOCK DIAGRAM OF INTERFACE.....	16
4.1 TFT LCD MODULE.....	16
5. INPUT TERMINAL PIN ASSIGNMENT.....	17
5.1 TFT LCD Module Input.....	17
5.2 BACKLIGHT UNIT.....	20
5.3 INVERTER UNIT.....	21
5.4 BLOCK DIAGRAM OF INTERFACE.....	22
5.4 LVDS INTERFACE.....	24
5.5 COLOR DATA INPUT ASSIGNMENT.....	25
6. INTERFACE TIMING.....	26
6.1 INPUT SIGNAL TIMING SPECIFICATIONS.....	26



6.2 POWER ON/OFF SEQUENCE	29
7. OPTICAL CHARACTERISTICS	30
7.1 TEST CONDITIONS.....	30
7.2 OPTICAL SPECIFICATIONS	31
8. PRECAUTIONS	35
8.1 ASSEMBLY AND HANDLING PRECAUTIONS	35
8.2 SAFETY PRECAUTIONS.....	35
9. DEFINITION OF LABELS.....	36
9.1 MODULE LABEL	36
9.2 CARTON LABEL.....	37
10. PACKAGING	38
10.1 PACKAGING SPECIFICATIONS	38
10.2 PACKAGING METHOD	38
11. MECHANICAL CHARACTERISTIC	40

**REVISION HISTORY**

Version	Date	Page(New)	Section	Description
Ver. 2.0	Nov. 23, 2010	All	All	The approval specification was first issued.
www.panelook.com				

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V400H1-L11 is a 40" TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit). The inverter module for backlight is built-in.

1.2 FEATURES

- High brightness (450 nits)
- High contrast ratio (5000:1)
- Fast response time (Gray to gray average 8.5 ms)
- High color saturation (NTSC 72%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 50/60 Hz frame rate
- Ultra wide viewing angle : Super MVA technology
- RoHS compliance

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	885.6(H) x 498.15 (V) (40" diagonal)	mm	(1)
Bezel Opening Area	891.7 (H) x 504.8 (V)	mm	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.15375 (H) x 0.46125 (V)	mm	-
Pixel Arrangement	RGB Vertical Stripe	-	-
Display Colors	16.7M	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 11%)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.

**1.5 MECHANICAL SPECIFICATIONS**

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal (H)	951	952	953	mm	(1), (2)
	Vertical (V)	550	551	552	mm	
	Depth (D)	41.3	43.3	45.3	mm	
Weight		—	8100	—	—	—

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to T-CON cover.

**2. ABSOLUTE MAXIMUM RATINGS****2.1 ABSOLUTE RATINGS OF ENVIRONMENT**

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	TST	-20	+60	°C	(1)
Operating Ambient Temperature	TOP	0	50	°C	(1), (2)
Shock (Non-Operating)	SNOP	-	50	G	(3), (5)
Vibration (Non-Operating)	VNOP	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. ($T_a \leq 40^\circ\text{C}$).

(b) Wet-bulb temperature should be 39°C Max. ($T_a > 40^\circ\text{C}$).


(c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65°C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65°C . The range of operating temperature may degrade in case of improper thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.



2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stroed in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS**2.3.1 TFT LCD MODULE**

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	VCC	-0.3	13.5	V	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	

2.3.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Lamp Voltage	VW	—	3000	VRMS	
Power Supply Voltage	VBL	0	30	V	(1)
Control Signal Level	—	-0.3	7	V	(1), (3)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control, Internal PWM Control and External PWM Control.

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

(Ta = 25 ± 2 °C)


Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		V _{CC}	10.8	12	13.2	V	(1)
Rush Current		I _{RUSH}	—	—	2.8	A	(2)
Power consumption	White Pattern	P _T	—	6.972	7.56	W	(3)
	Black Pattern	P _T	—	3.624	3.924		
	Horizontal Stripe	P _T	—	7.044	7.632		
Power Supply Current	White Pattern	—	—	0.581	0.63	A	
	Black Pattern	—	—	0.302	0.327		
	Horizontal Stripe	—	—	0.587	0.636		
LVDS interface	Differential Input High Threshold Voltage	V _{LVTH}	+100	—	—	mV	(4)
	Differential Input Low Threshold Voltage	V _{LVTL}	—	—	-100	mV	
	Common Input Voltage	V _{CM}	1.0	1.2	1.4	V	
	Differential input voltage (single-end)	V _{ID}	200	—	600	mV	
	Terminating Resistor	R _T	—	100	—	ohm	
CMOS interface	Input High Threshold Voltage	V _{IH}	2.7	—	3.3	V	
	Input Low Threshold Voltage	V _{IL}	0	—	0.7	V	

Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition :




Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at $V_{CC} = 12\text{ V}$, $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$, $f_v = 50/60\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. White Pattern





Active Area

b. Black Pattern




Active Area

c. Horizontal Pattern



Note (4) The LVDS input characteristics are as follows:



3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION

3.2.1 LAMP SPECIFICATION

(Ta = 25 ± 2 °C)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Lamp Input Voltage	VL	—	910	—	V _{RMS}	
Lamp Current	IL	11.5	12.0	12.5	mA _{RMS}	(1)
Lamp Turn On Voltage	VS	—	—	1540	V _{RMS}	Ta = 0 °C (2)
		—	—	1220	V _{RMS}	Ta = 25 °C (2)
Operating Frequency	FL	40	—	80	KHz	(3)
Lamp Life Time	LBL	50,000	—	—	Hrs	(4)

3.2.2 INVERTER CHARACTERISTICS

(Ta = 25 ± 2 °C)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Total Power Consumption	P ₂₅₅	—	127	133	W	(5), (6), I _L = mA
Power Supply Voltage	V _{BL}	22.8	24	25.2	V _{DC}	
Power Supply Current	I _{BL}	—	5.3	5.54	A	Non Dimming
Input Inrush Current	-	—	—	8.24	A _{peak}	V _{BL} =24V,(I _L =typ)
Input Ripple Noise	-	—	—	912	mV _{P-P}	V _{BL} =22.8V
Oscillating Frequency	F _W	50	53	56	kHz	(3)
Dimming frequency	F _B	150	160	170	Hz	
Minimum Duty Ratio	D _{MIN}	10	20	—	%	(8)

Note (1) Lamp current is measured by utilizing AC current probe.

Note (2) The lamp starting voltage VS should be applied to the lamp for more than 1 second after startup.

Otherwise the lamp may not be turned on.

Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.

Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 ± 2 °C and IL = 11.5~12.5 mA_{RMS}.


Note (5) The power supply capacity should be higher than the total inverter power consumption PBL. Since the

pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.

Note (6) The measurement condition of Max. value is based on 40" backlight unit under input voltage 24V, average lamp current 12.3 mA and lighting 30 minutes later.

Note (7) The duration of Input Inrush Current is about VBL Rising Time 30ms.

Note (8) 10% minimum duty ratio is only valid for electrical operation



3.2.3 INVERTER INTERFACE CHARACTERISTICS

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
On/Off Control Voltage	ON	V_{BLON}	2.4	—	5.0	V	
	OFF		0	—	0.8	V	
Internal PWM Control Voltage	MAX	V_{IPWM}	2.85	3.0	3.15	V	Maximum duty
	MIN		—	0	—	V	Minimum duty
External PWM Control Voltage	HI	V_{EPWM}	2.4	—	5.0	V	Duty on
	LO		0	—	0.8	V	Duty off
Erron Signal	ERR	Open Collector				V	Abnormal
		0			0.8	V	Normal
Error Turn On Delay Time	T_{ER-R}				200	ms	
Error Turn Off Delay Time	T_{ER-F}				200	ms	
VBL Rising Time	Tr_1	30	—	—	ms	10%-90% V_{BL}	
VBL Falling Time	Tf_1	30	—	—	ms		
Control Signal Rising Time	Tr	—	—	100	ms		
Control Signal Falling Time	Tf	—	—	100	ms		
PWM Signal Rising Time	T_{PWMR}	—	—	50	us		
PWM Signal Falling Time	T_{PWMF}	—	—	50	us		
Input Impedance	R_{IN}	1	—	—	M Ω		
PWM Turn On Delay Time	T_{PWMON}	500		—	ms		
PWM Turn Off Delay Time	T_{PWMOFF}	1			ms		
BLON Turn On Delay Time	T_{on}	200	—	—	ms		
BLON Turn Off Delay Time	T_{off}	200	—	—	ms		
BLON Delay Time	T_{on1}	300	—	—	ms		



Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.


Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL



4. BLOCK DIAGRAM OF INTERFACE**4.1 TFT LCD MODULE**



5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD Module Input


CNF1 Connector Pin Assignment (FI-RE51S-HF (JAE))

Pin	Name	Description	Note
1	VCC	+12V power supply	
2	VCC	+12V power supply	
3	VCC	+12V power supply	
4	VCC	+12V power supply	
5	VCC	+12V power supply	
6	N.C.	No Connection	(3)
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	(1)
11	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
12	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	
13	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	
14	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
15	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
16	GND	Ground	
17	OCLK-	Odd pixel Negative LVDS differential clock input	(1)
18	OCLK+	Odd pixel Positive LVDS differential clock input.	
19	GND	Ground	
20	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(1)
21	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	
22	N.C.	No Connection	(3)
23	N.C.	No Connection	
24	GND	Ground	
25	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	
26	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
27	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	
28	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	
29	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
30	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
31	GND	Ground	
32	ECLK-	Even pixel Negative LVDS differential clock input.	(1)
33	ECLK+	Even pixel Positive LVDS differential clock input.	
34	GND	Ground	
35	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(1)
36	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	
37	N.C.	No Connection	(3)
38	N.C.	No Connection	
39	GND	Ground	
40	SCL	EEPROM Serial Clock (for auto Vcom)	
41	SDA	EEPROM Serial Data (for auto Vcom)	
42	N.C.	No Connection	(3)
43	WP	EEPROM Write Protection (for auto Vcom) (0V~0.7V/Open→Disable, 2.7V~3.3V→Enable)	(8)

44	N.C.	No Connection	(3)
45	SELLVDS	LVDS data format selection (2.7V~3.3V/Open→VESA, 0V~0.7V→JEIDA).	(4)(5)
46	OD_SEL	Overdriving lookup table selection	(6)(7)
47	N.C.	No Connection	(3)
48	TST_AGE	Do not need external clock when AGEN mode enabled. Test aging (0V~0.7V/Open→Disable, 2.7V~3.3V→Enable)	
49	N.C.	No Connection	(3)
50	TCON_RDY	T-CON ready output signal	
51	N.C.	No Connection	(3)

Note (1) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel


Note (2) LVDS connector pin order defined as follows



Note (3) Reserved for internal use. Please leave it open.

Note (4) Low: JEIDA LVDS Format (Connect to GND), High : VESA LVDS Format. (Connect to +3.3V)

Note (5) LVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. ($R1 < 1K \text{ Ohm}$)




Note (6) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

Low = Open or connect to GND, High = Connect to +3.3V

ODSEL	Note
L or open	Lookup table was optimized for 60 Hz frame rate.
H	Lookup table was optimized for 60 Hz frame rate.

Note (7) ODSEL signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. ($R1 < 1K \text{ Ohm}$)



Note (8) Digital auto VCOM adjust control pin

WP	Mode
L(default)	Internal weak pull-low
H	Auto-VCOM adjust mode.


5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

CN2-CN7: CP042EP1MFB-LF (Cvilux)

Pin	Name	Description	Wire Color
1	HV	High Voltage	Blue
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model CP042EP1MFB-LF, manufactured by Cvilux. The mating header on inverter part number is CP042EP1MFB-LF (Cvilux)



5.3 INVERTER UNIT

CN1: CviLux CI0114M1HRL-NH

Pin No	Symbol	Feature
1	VBL	+24V
2		
3		
4		
5		
6	GND	GND
7		
8		
9		
10		
11	ERR	Normal (GND) Abnormal (Open collector)
12	BLON	BL ON/OFF
13	I_PWM	Internal PWM Control
14	E_PWM	External PWM Control

Note (1) PIN 13 : Internal PWM Control (Use Pin 13); Pin 14 must open


Note (2) PIN 14 : External PWM Control (Use Pin 14); Pin 13 must open

Note (3) Pin 13 (I_PWM) and Pin 14 (E_PWM) can't open in same period

CN2-CN7: CviLux CP042EP1MFB-LF (CviLux)

Pin No	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage

5.4 BLOCK DIAGRAM OF INTERFACE





ER0~ER7	Even pixel R data	OR0~OR7	Odd pixel R data
EG0~EG7	Even pixel G data	OG0~OG7	Odd pixel G data
EB0~EB7	Even pixel B data	OB0~OB7	Odd pixel B data
		DE	Data enable signal
		DCLK	Data clock signal


Notes (1) The system must have the transmitter to drive the module.

Notes (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.


Notes (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

5.4 LVDS INTERFACE

VESA LVDS format : (SELLVDS pin=H)



JEDIA LVDS format : (SELLVDS pin=L)





R0~R7	Pixel R Data (7; MSB, 0; LSB)	DE	Data enable signal
G0~G7	Pixel G Data (7; MSB, 0; LSB)	DCLK	Data clock signal
B0~B7	Pixel B Data (7; MSB, 0; LSB)		

Note (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".

5.5 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color.

The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

Color		Data Signal																							
		Red								Green								Blue							
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Green	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Gray Scale Of Blue	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

**6. INTERFACE TIMING****6.1 INPUT SIGNAL TIMING SPECIFICATIONS**

(Ta = 25 ± 2 °C)

The input signal timing specifications are shown as the following table and timing diagram.


Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	$F_{clk_{in}}$ (=1/TC)	60	74.25	80	MHz	
	Input cycle to cycle jitter	T_{rcl}	-200	—	200	ps	(3)
	Spread spectrum modulation range	$F_{clk_{in_mod}}$	$F_{clk_{in}}-2\%$	—	$F_{clk_{in}}+2\%$	MHz	(4)
	Spread spectrum modulation frequency	F_{SSM}	—	—	200	KHz	
LVDS Receiver Data	Receiver Skew Margin	T_{RSKM}	-400	—	400	ps	(5)
Vertical Active Display Term	Frame Rate	F_{r5}	47	50	53	Hz	(6)
		F_{r6}	57	60	63	Hz	
	Total	T_v	1090	1125	1480	Th	$T_v=T_{vd}+T_{vb}$
	Display	T_{vd}	1080	1080	1080	Th	—
	Blank	T_{vb}	10	45	400	Th	—
Horizontal Active Display Term	Total	T_h	1030	1100	1325	Tc	$T_h=T_{hd}+T_{hb}$
	Display	T_{hd}	960	960	960	Tc	—
	Blank	T_{hb}	70	140	365	Tc	—

Note (1) Please make sure the range of pixel clock has follow the below equation :


$$F_{clk_{in}(\max)} \geq F_{r6} \times T_v \times T_h$$

$$F_{r5} \times T_v \times T_h \geq F_{clk_{in}(\min)}$$


Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below :



Note (3) The input clock cycle-to-cycle jitter is defined as below figures. $Trcl = |T_1 - T|$




Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and the time of receiver skew margin is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM




Note (6) : (ODSEL) = H/L or open for 60/60Hz frame rate. Please refer to 5.1 for detail information

6.2 POWER ON/OFF SEQUENCE

($T_a = 25 \pm 2^\circ\text{C}$)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Note (1) The supply voltage of the external system for the module input should follow the definition of V_{CC}.

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of V_{CC} is in off level, please keep the level of input signals on the low or high impedance. If T₂ < 0, that maybe cause electrical overstress failure.

Note (4) T₄ should be measured after the module has been fully discharged between power off and on period.


Note (5) Interface signal shall not be kept at high impedance when the power is on.

7. OPTICAL CHARACTERISTICS**7.1 TEST CONDITIONS**

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	oC
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	VCC	12	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Lamp Current	IL	12±0.5	mA
Oscillating Frequency (Inverter)	FW	53±3	KHz
Vertical Frame Rate	Fr	60	Hz

Note : No guarantee level of water flow

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.




7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast Ratio		CR	$\theta_x=0^\circ, \theta_y=0^\circ$ Viewing angle at normal direction	3700	5000		-	Note (2)
Response Time		Gray to gray			8.5	17	ms	Note (3)
Center Luminance of White		LC		350	450		cd/m ²	Note (4)
White Variation		δW				1.3	-	Note (6)
Cross Talk		CT				4	%	Note (5)
Color Chromaticity	Red	Rx		Typ. -0.03	0.632	Typ. +0.03	-	
		Ry			0.322		-	
	Green	Gx			0.289		-	
		Gy			0.600		-	
	Blue	Bx			0.148		-	
		By			0.047		-	
	White	Wx			0.280		-	
		Wy			0.285		-	
	Color Gamut				C.G			
Viewing Angle	Horizontal	θ_{x+}	CR $\geq$ 20	80	88	-	Deg.	Note (1)
		θ_{x-}		80	88	-		
	Vertical	θ_{Y+}		80	88	-		
		θ_{Y-}		80	88	-		

Note (1) Definition of Viewing Angle (θ_x, θ_y) :

Viewing angles are measured by Conoscope Cono-80



Note (2) Definition of Contrast Ratio (CR) :


The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = \frac{\text{Surface Luminance with all white pixels}}{\text{Surface Luminance with all black pixels}}$$

$CR = CR(5)$, where $CR(X)$ is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:

Optical Response



The driving signal means the signal of gray level 0, 31, 63, 95, 127, 159, 191, 223, 255.

Gray to gray average time means the average switching time of gray level 0, 31, 63, 95, 127, 159, 191, 223, 255. to each other.

Note (4) Definition of Luminance of White (L_C , L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

$L_C = L(5)$, where $L(X)$ is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where:


Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)



Y_A = Luminance of measured location without gray level 255 pattern (cd/m²)


Y_B = Luminance of measured location with gray level 255 pattern (cd/m²)



Note (6) Definition of White Variation (δW) :

Measure the luminance of gray level 255 at 5 points

$$\delta W = \text{Maximum } [L(1), L(2), L(3), L(4), L(5)] / \text{Minimum } [L(1), L(2), L(3), L(4), L(5)]$$



8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- [1] Do not apply rough force such as bending or twisting to the module during assembly.
- [2] It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- [3] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- [4] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] Do not plug in or pull out the I/F connector while the module is in operation.
- [6] Do not disassemble the module.
- [7] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- [8] Moisture can easily penetrate into LCD module and may cause the damage during operation.
- [9] When storing modules as spares for a long time, the following precaution is necessary.
 - [9.1] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
 - [9.2] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [10] When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.


8.2 SAFETY PRECAUTIONS

- [1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [3] After the module's end of life, it is not harmful in case of normal operation and storage.

9. DEFINITION OF LABELS

9.1 MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: V400H1-L11

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.

Serial ID: X X X X X X Y M D L N N N N



Serial ID includes the information as below :

Manufactured Date:

Year : 2010=0, 2011=1, 2012=2...etc.

Month : 1~9, A~C, for Jan. ~ Dec.

Day : 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product

Product Line: 1 → Line1, 2 → Line 2, ...etc.


9.2 CARTON LABEL

The barcode nameplate is pasted on each box as illustration, and its definitions are as following explanation.

P.O. NO. _____	
Parts ID. _____	
Model Name <u> V400H1-L11 </u>	
Carton ID. _____	Quantities _____
XXXXXXXXXXXXXXXXXX	
Made In Taiwan (Made In China)	

(a) Model Name: V400H1- L11

(b) Carton ID: X X X X X X Y M D X X X X



Serial ID includes the information as below :

Manufactured Date:

Year: 2010=0, 2011=1, 2012=2...etc.

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O, and U.

Revision Code: Cover all the change

(c) Quantities: 5

10. PACKAGING

10.1 PACKAGING SPECIFICATIONS

- (1) 5 LCD TV modules / 1 Box
- (2) Box dimensions : 1060(L)x378(W)x650(H)mm
- (3) Weight : Approx. 45 Kg(5 modules per carton)

10.2 PACKAGING METHOD

Packing methods are shown in Figures 10-1 and 10-2.






Figure 10-1 Packing Method

**Sea / Land Transportation
(40ft HQ / 40ft Container)****Figure 10-2 Packing Method**

11. MECHANICAL CHARACTERISTIC



PRODUCT SPECIFICATION

[illegible]