

TFT LCD Approval Specification

MODEL NO.: V370H3 – L02

Customer:
Approved by:
Note:

Approved By	TVHD					
Approved By	Chao-Chun Chung					
Reviewed By	QA Dept.	Product Development Div.				
Tieviewed by	Hsin-nan Chen	WT Lin				

Droporod Dv	LCD TV Marketing and F	Product Management Div.
Prepared By	Josh Chi	Chloe Chen



- CONTENTS -

REVISION HISTORY		3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 PACKAGE STORAGE 2.3 ELECTRICAL ABSOLUTE RATINGS 2.3.1 TFT LCD MODULE 2.3.2 BACKLIGHT UNIT		5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT 3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHARACT 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERTFACE CHARACTERISTICS	ERISTICS	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE		13
5. INTERFACE PIN CONNECTION 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 INVERTER UNIT 5.3 BLOCK DIAGRAM OF INTERFACE 5.4 LVDS INTERFACE 5.5 COLOR DATA INPUT ASSIGNMENT		14
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE		22
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS		25
8. DEFINITION OF LABELS 8.1 CMO MODULE LABEL		29
9. PACKAGING 9.1 PACKING SPECIFICATIONS 9.2 PACKING METHOD		31
10. PRECAUTIONS 10.1 ASSEMBLY AND HANDLING PRECAUTIONS 10.2 SAFETY PRECAUTIONS 10.3 SAFETY STANDARDS		33
11. MECHANICAL CHARACTERISTICS		34

2



Issued Date: July 14, 2009 Model No.: V370H3-L02 APPROVAL

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 2.0 Ver. 2.1	June. 16 ,'09 July. 14 ,'09	All	All 11	Approval Specification was first issued. Modify mechanical drawing (Mark the tolerance)



1. GENERAL DESCRIPTION

1.1 OVERVIEW

V370H3 - L02 is a 37" TFT Liquid Crystal Display module with 10-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 FHD format and can display true 16.7M colors (8-bit colors). The inverter module for backlight is built-in.

1.2 FEATURES

- -High brightness (450 nits)
- Ultra-high contrast ratio (4000:1)
- Faster response time (Gray to gray average 6.5ms)
- High color saturation NTSC 72%
- Ultra wide viewing angle : 176(H)/176(V) (CR>20) with Super MVA technology
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Color reproduction (nature color)
- Optimized response time for 60 Hz Frame rate
- Low color shift function
- RoHS compliance

1.3 APPLICATION

- TFT LCD TVs
- Multi-Media Display

1.4 GENERAL SPECIFICATIONS

	<u> </u>		Note		
Item	Item Specification				
Active Area	819.36(H) x 460.89 (V) (37" diagonal)	mm	(1)		
Bezel Opening Area					
Driver Element	a-si TFT active matrix	-			
Pixel Number	1920 x R.G.B. x 1080	pixel			
Pixel Pitch (Sub Pixel)	0.14225 (H) x 0.42675 (V)	mm			
Pixel Arrangement	RGB vertical stripe	-			
Display Colors	16.7M	color			
Display Operation Mode	Transmissive mode / Normally black	-			
Surface Treatment	Anti-Glare coating (Haze 11%), Hard coating (3H)	ı			

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	876	877	878	mm	(1)
	Vertical(V)	516	516.8	517.6	mm	(1)
Module Size	Depth(D)	32.4	36.4	37.4	mm	To TOP Side
	Depth(D)	50.4	51.4	52.4	mm	To PCB Cover
	Depth(D)	52	53	54	mm	To INV Cover
Weight		-	7900	-	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.








2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note		
item	Symbol	Min.	Max.	Offit	INOLE	
Storage Temperature	T _{ST}	-20	+60	oC	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	္	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	50	G	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)	

- Note (1) Temperature and relative humidity range is shown in the figure below.
 - (a) 90 %RH Max. (Ta \leq 40 ${}^{\circ}$ C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.









2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note	
item	Symbol	Min.	Max.	Oilit	Note	
Power Supply Voltage	Vcc	-0.3	13.5	V	(1)	
Input Signal Voltage	VIN	-0.3	3.6	V	(1)	

2.3.2 BACKLIGHT UNIT

Item	Symbol	Test Condition	Min.	Туре	Max.	Unit	Note
Lamp Voltage	V _W	Ta = 25 °C	_	_	3000	V_{RMS}	
Power Supply Voltage	V_{BL}	_	0		30	٧	(1)
Control Signal Level	_	-	-0.3)	7	٧	(1), (3)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control, Internal PWM Control, External PWM Control..

Issued Date: July 14, 2009 Model No.: V370H3-L02

APPROVAL

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter		Symbol		Value	Unit	Note		
		Syllibol	Min.	Тур.	Max.	Unit	Note	
Power Supply Voltage		V_{CC}	10.8	12.0	13.2	V	(1)	
Power Su	pply Ripple Vo	Itage	V_{RP}	ı	ı	200	mV	
Rush Curr	rent		I _{RUSH}	•	•	4.5	Α	(2)
	White			-	0.86	1.0	Α	
Power Su	pply Current	Black	I _{CC}	1	0.65	-	Α	(3)
		Vertical Stripe		-	0.85	-	Α	
LVDS	Common Input Voltage		V_{LVC}	1.125	1.25	1.375	V	
Interface	ace Terminating Resistor		R_T	-	100	-	ohm	>
CMOS	S Input High Threshold Voltage		V_{IH}	2.7	-	3.3	V	
interface	Input Low Thr	eshold Voltage	V_{IL}	0	-	0.7	V	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:



Vcc rising time is 470us





7



Issued Date: July 14, 2009 Model No.: V370H3-L02 APPROVAL

Note (3) The specified power supply current is under the conditions at Vcc = 12 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \,^{\circ}$ Hz, whereas a power dissipation check pattern below is displayed.





3.2 BACKLIGHT UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol		Value	Unit	Note		
i arameter	Symbol	Min.	Тур.	Max.	Offic	INOLE	
Lamp Voltage	V_W	-	990	-	Lamp	Ih = 12.0mA	
Lamp Current	Iμ	11.5	12.0	12.5	mA _{RMS}	(1)	
	.,	-	-	1730	Lamp	Vs	
Lamp Starting Voltage	Vs	-	-	1340			
Operating Frequency	Fo	30	-	80	Operati	Fo	
Lamp Life Time	L_BL	50,000	-	-	Lamp	L_BL	





- Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.
- Note (2) The lamp starting voltage V_s should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 $\pm 2^{\circ}$ C and $I_L = 11.5^{\sim} 12.5$ mArms.

3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 ${}^{\circ}$ C)

		•	,			
Parameter	Symbol		Value		Unit	Note
i didilielei	Syllibol	Min.	Тур.	Max.	Offic	NOLE
Power Consumption	P_{BL}	_	110	120	W	(5) (6) I _L = 12.0mA
Power Supply Voltage	V_{BL}	22.8	24	25.2	V_{DC}	
Power Supply Current	I _{BL}		4.375	_	Α	Non Dimming
Input Ripple Noise		-		912	mV _{P-P}	V _{BL} =22.8V
Oscillating Frequency	F _W	37.0	40.0	43.0	kHz	(3)
Dimming Frequency	F _B	150	160	170	Hz	
Minimum Duty Ratio	D _{MIN}		20	_	%	


- Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:
- Note (2) The lamp starting voltage V_s should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 $\pm 2^{\circ}$ C and I_L = 11.5~12.5 mArms.
- Note (5) The power supply capacity should be higher than the total inverter power consumption PBL. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current





changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.

Note (6) The measurement of Max. value is based on 37" backlight unit under 24V input voltage and 12.3 mA lamp in average after lighting for 30 minutes.







3.2.3 INVERTER INTERTFACE CHARACTERISTICS

Parameter		Symbol Test			Value		1 1	Note			
Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit	Note			
On/Off Control Voltage	ON	V_{BLON}	_	2.0	_	5.0	V				
On/On Control Voltage	OFF	⋄ BLON	_	0	_	0.8	V				
Internal PWM Control	MAX	V_{IPWM}	_	3.15	3.3	3.45	V	Maximum duty ratio			
Voltage	MIN	V IPWM		_	0	_	V	Minimum duty ratio			
External PWM Control	HI	V_{EPWM}	_	2.0	_	5.0	V	Duty on			
Voltage	LO	▼ EPW M		0	_	8.0	V	Duty off			
Status Signal	HI	Status	_	3.0	3.3	3.6	V	Normal			
Otatus Olyriai	LO	Olalus		0	_	8.0	V	Outy on Outy off			
VBL Rising Time		Tr1	_	30	_		ms	100/-000/\/-			
VBL Falling Time		Tf1	_	30	_		ms	10 /0-30 /0 v BL			
Control Signal Rising Tin	ne	Tr	_	_	_	100	ms				
Control Signal Falling Tir	ne	Tf		_	_	100	ms				
PWM Signal Rising Time)	T_{PWMR}	_	_	_	50	us				
PWM Signal Falling Time	Э	T_{PWMF}	_	_		50	us				
Input impedance		R _{IN}	_	1	-		ΜΩ				
PWM Delay Time		T _{PWM}	_	100			ms				
BLON Delay Time		T _{on}		300			ms				
		T _{on1}	_	300		_	ms				
BLON Off Time		T _{off}	-	300			ms				


- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL \rightarrow PWM signal \rightarrow BLON Turn OFF sequence: BLOFF \rightarrow PWM signal \rightarrow VBL



Issued Date: July 14, 2009 Model No.: V370H3-L02

APPROVAL








4. BLOCK DIAGRAM

4.1 TFT LCD MODULE





5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment

Pin	Name	Pin Assignment Description	Note
1	N.C.	No Connection	
2	N.C.	No Connection	
3	N.C.	No Connection	(6)
4	N.C.	No Connection	(2)
5	N.C.	No Connection	
6	N.C.	No Connection	
7	SELLVDS	LVDS data format Selection	(3)(4)
8	N.C.	No Connection	(2)
9	N.C	No Connection	(2)
10	N.C.	No Connection	(2)
11	N.C.	No Connection	(2)
12	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	
13	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
14	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	
15	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	
16	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
17	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	ECLK-	Even pixel Negative LVDS differential clock input.	
20	ECLK+	Even pixel Positive LVDS differential clock input.	
21	GND	Ground	
22	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	
23	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	
24	N.C.	No Connection	(2)
25	N.C.	No Connection	(2)
26	N.C.	No Connection	(2)
27	N.C.	No Connection	(2)
28	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	
29	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
30	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	
31	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	
32	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
33	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	

14



Issued Date: July 14, 2009 Model No.: V370H3-L02 **APPROVAL**

34	GND	Ground	
35	OCLK-	Odd pixel Negative LVDS differential clock input	
36	OCLK+	Odd pixel Positive LVDS differential clock input	
37	GND	Ground	
38	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	
39	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	
40	N.C.	No Connection	(2)
41	N.C.	No Connection	(2)
42	N.C.	No Connection	(2)
43	N.C.	No Connection	(2)
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	GND	Ground	
48	VCC	Power input (+12V)	
49	VCC	Power input (+12V)	
50	VCC	Power input (+12V)	_
51	VCC	Power input (+12V)	

Note (1) Connector part no.: JAE, FI-RE51S-HF or equivalent

Note (2) Please be reserved to open.

Note (3) Low: VESA LVDS Format (default), High: JEIDA LVDS Format.

Note (4) Low = Open or connect to GND, High = Connect to +3.3V






5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

Pin No.	Symbol	Description	Wire Color
NA	NA	NA	NA

Note (1) The backlight interface housing for high voltage side is a model CPLEA4C1000, manufactured by CVILUX or equivalent.







5.3 INVERTER UNIT

CN1 (Header): CI0114M1HR0-LA (CviLux)

CIVI (Headel). CIUTT4WIT	ino-LA (Ovicux)
Pin No.	Symbol	Description
1		
2		
3	VBL	+24V Power input
4]	
5		
6		
7		
8	GND	Ground
9		
10		
11	Status	Normal (3.3V)
11		Abnormal (0V)
12	E_PWM	External PWM Control
13	I_PWM	Internal PWM Control
14	BLON	BL ON/OFF

Notice:


PIN 13:Intermal PWM Control (Use Pin 13): Pin 12 must open.

PIN 12:External PWM Control (Use Pin 12): Pin 13 must open.

Pin $13(I_PWM)$ and Pin $12(E_PWM)$ can't open in same period.



5.3 BLOCK DIAGRAM OF INTERFACE



18



Issued Date: July 14, 2009 Model No.: V370H3-L02 APPROVAL

ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data DE : Data enable signal **DCLK** : Data clock signal

Note (1) The system must have the transmitter to drive the module.


- Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is old pixel and the second pixel is even pixel.






5.4 LVDS INTERFACE

VESA LVDS format : (SELLVDS pin=L or OPEN)



JEDIA LVDS format: (SELLVDS pin=H)



20



R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE : Data enable signal DCLK : Data clock signal

Notes (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".



5.5 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of

color v	ersus data input.	I																							
	Oalar					1						Da		Sigr							DI				
	Color	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G G4	reer G3	1 G2	G1	G0	Blue B7 B6 B5 B4 B3 B2 B1 B0							
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors		0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
00.0.0	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	.1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	:	:	:	:	:	:	:	:	1	:		:):	:	:	:	:	:	:	:	:	:	:	:	:
Scale	:	:	:	:	:	:	:	:	·		·		:	:	:	:	:	:	:	:	:	:	:	:	:
Of	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	·		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	1:	:	:	÷	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
arcen	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Issued Date: July 14, 2009 Model No.: V370H3-L02 APPROVAL

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	1/Tc	60	74.25	80	MHz	
LVDS Receiver Clock	Input cycle to cycle jitter	Trcl	-	-	200	ps	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	
LVD3 Receiver Data	Hold Time	Tlvhd	600	-	-	ps	
	Frame Rate	Fr5	47	50	53	Hz	(1)
	Tame Hate	Fr6	57	60	63	Hz	(1)
Vertical Active Display Term	<u>Total</u>	<u>Tv</u>	1115	1125	1135	Th	Tv=Tvd+Tvb
	Display	Tvd	1080	1080	1080	Th	-
	Blank	Tvb	35	45	55	Th	-
	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
Horizontal Active Display Term	Display	Thd	960	960	960	<u>Tc</u>	-
	Blank	Thb	90	140	190	Tc	-

Note (1) (ODSEL) = (H), (L). Please refer to 5.1 for detail information.

Note (2) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.


INPUT SIGNAL TIMING DIAGRAM







LVDS RECEIVER INTERFACE TIMING DIAGRAM






6.2 POWER ON/OFF SEQUENCE

Global LCD Panel Exchange Center

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

Note.

- (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen. There is no reliability issue when the T5, T6 timing missing the range.
- (3) In case of VCC is in off level, please keep the level of input signals on the low or high impedance.
 - (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.





Issued Date: July 14, 2009 Model No.: V370H3-L02 APPROVAL

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V _{CC}	12	V
Input Signal	According to typical v	alue in "3. ELECTRICAL	CHARACTERISTICS"
Lamp Current(HV)	IL	12.0 ± 0.5	mA
Oscillating Frequency (Balance Board)	F _w	63±3	KHz
Frame rate		60	Hz

7.2 OPTICAL SPECIFICATIONS


The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		3500	4000	-	-	(2)
Response Tim	е	Gray to gray average		-	6.5	12	ms	(3)
Center Lumina	nce of White	L _C		360	450	-	cd/	(4)
White Variation	า	δW		ı	-	1.3	-	(7)
Cross Talk		CT	0.00.0		-	4.0	%	(5)
	Red	Rx	$\theta_x=0^\circ$, $\theta_Y=0^\circ$		(0.638)		-	
	neu	Ry	Viewing angle at		(0.320)		-	
	Green	Gx	Normal direction		(0.291)		-	
Color		Gy	Nomai direction	Typ. – 0.03	(0.593)	Typ. + 0.03	-	(6)
Color	Blue	Bx			(0.149)		-	
Chromaticity		Ву			(0.060)		-	
	White	Wx			0.285		-	
	vvriite	Wy			0.293		-	
	Color Gamut	CG		70	72		%	NTSC
	Horizontol	θ_x +		80	88	-		
Viewing	Horizontal	θ_{x} -	OD>00	80	88	-	Deg	(1)
Angle	Vertical	θ_{Y} +	CR≥20	80	88	-	.	
	vertical	θ_{Y} -		80	88	-		

Issued Date: July 14, 2009 Model No.: V370H3-L02 APPROVAL



Viewing angles are measured by EZ-Contrast 160R (Eldim)



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Note (3) Definition of Gray to Gray Switching Time:





The driving signal means the signal of gray level 0, 63, 127, 191, 255.

Gray to gray average time means the average switching time of gray level 0,63,127,191,255 to each other.

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

$$L_C = L(5)$$

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

where L (x) is corresponding to the luminance of the point X at the figure in Note (7)


Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:

Y_A = Luminance of measured location without gray level 255 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 255 pattern (cd/m²)






Issued Date: July 14, 2009 Model No.: V370H3-L02 APPROVAL

Note (6) Measurement Setup:


The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.



Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$



29





Issued Date: July 14, 2009 Model No.: V370H3-L02 APPROVAL

8. DEFINITION OF LABELS

8.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.





(a) Model Name: V370H3-L02

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.

(c) CMO barcode definition:

Serial ID: XX-XX-XX-YMD-L-NNNN

Code	Meaning	Description
XX	CMO internal use	-
XX	Revision	Cover all the change
X-XX	CMO internal use	- 0
YMD	Year, month, day	Year: 2001=1, 2002=2, 2003=3, 2004=4 Month: Jan. ~ Dec.=1, 2, 3, ~, 9, A, B, C Day: 1 st to 31 st =1, 2, 3, ~, 9, A, B, C, ~, W, X, Y, exclude I, O, and U
L	Product line #	Line 1=1, Line 2=2, Line 3=3,
NNNN	Serial number	Manufacturing sequence of product





Issued Date: July 14, 2009 Model No.: V370H3-L02 APPROVAL

9. PACKAGING

9.1 PACKING SPECIFICATIONS

- (1) 5 LCD TV modules / 1 Box
- (2) Box dimensions: 954(L)x378(W)x602(H)mm
- (3) Weight: approximately 42.5 Kg (5 modules per box)

9.2 PACKING METHOD

Figures 10-1 and 10-2 are the packing method





Figure.9-1 packing method



Issued Date: July 14, 2009 Model No.: V370H3-L02 APPROVAL

Sea / Land Transportation (40ft Container)



Air Transportation




Figure.9-2 Packing method



10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.


10.3 SAFETY STANDARDS

The LCD module should be certified with safety regulations as follows:

- (1) UL60950-1 or updated standard.
- (2) IEC60950-1 or updated standard.
- (3) UL60065 or updated standard.
- (4) IEC60065 or updated standard.



11. MECHANICAL CHARACTERISTICS




The information described in this technical specification is tentative and it is possible to be changed without prior notice. Version 2.1 Please contact CMO 's representative while your product design is based on this specification.





Issued Date: July 14, 2009 Model No.: V370H3-L02

APPROVAL



The information described in this technical specification is tentative and it is possible to be changed without prior notice. Version 2.1 Please contact CMO 's representative while your product design is based on this specification.