



TFT LCD Preliminary Specification

MODEL NO.: V370B1-L03

Customer:	
Approved by:	
Note:	

Approved Dy	TV Head Division					
Approved By	Chao-Chun Chung					
Reviewed By	QA Dept.	Product Development Div.				

Hsin-Nan Chen

Prepared By	LCD TV Marketing and Product Management Div					
гтератей бу	Josh Chi	Chloe Chen				

1

WT Lin





CONTENTS -


REVISIO	ON HISTORY	;	3
1.1 O\ 1.2 FE 1.3 AP 1.4 GE	ERAL DESCRIPTION VERVIEW EATURES PLICATION ENERAL SPECIFICATIONS ECHANICAL SPECIFICATIONS		4
2.1 AE 2.2PA 2.3ELI 2.3.	DLUTE MAXIMUM RATINGS BSOLUTE RATINGS OF ENVIRONMENT CKAGE STORAGE ECTRICAL ABSOLUTE RATINGS .1 TFT LCD MODULE .2 BACKLIGHT UNIT		5
3.1 TF 3.2 BA 3.2. 3.2.	TRICAL CHARACTERISTICS T LCD MODULE ACKLIGHT UNIT .1 CCFL(Cold Cathode Fluorescent Lamp) CHARACTE .2 INVERTER CHARACTERISTICS .3 INVERTER INTERTFACE CHARACTERISTICS		7
	CK DIAGRAM FT LCD MODULE		14
5.1 TF 5.2 BA 5.3 IN 5.4 BL 5.5 LV	RFACE PIN CONNECTION FT LCD MODULE ACKLIGHT UNIT VERTER UNIT LOCK DIAGRAM OF INTERFACE VDS INTERFACE DLOR DATA INPUT ASSIGNMENT		15
6.1 IN	RFACE TIMING PUT SIGNAL TIMING SPECIFICATIONS DWER ON/OFF SEQUENCE		22
7.1 TE	CAL CHARACTERISTICS EST CONDITIONS PTICAL SPECIFICATIONS		26
	NITION OF LABELS MO MODULE LABEL		30
	CAGING CKING SPECIFICATIONS CKING METHOD		31
10.1 A	CAUTIONS SSEMBLY AND HANDLING PRECAUTIONS AFETY PRECAUTIONS		33
11. MEC	CHANICAL CHARACTERISTICS		34



REVISION HISTORY

Version Page Costion Page Page Page Page Page Page Page Page	
Version Date Page (New) Section Description	
Ver 1.0 Oct. 08, 09 All All Preliminary Specification was first issued.	







1. GENERAL DESCRIPTION

1.1 OVERVIEW

V370B1-L03 s a 37" TFT Liquid Crystal Display module with 10S-type CCFL backlight unit and 2ch-LVDS interface. This module supports 1366 x 768 WXGA format and can display 16.7M (8-bit/color) colors. The inverter module for backlight is built-in.

1.2 FEATURES

- -High brightness (450 nits)
- Ultra-high contrast ratio (3000:1)
- Fast response time(gray to gray average 6.5ms)
- High color saturation NTSC 72%
- Ultra wide viewing angle: 176(H)/176(V) (CR≥20) with Super MVA technology
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Color reproduction (nature color)

1.3 APPLICATION

- TFT LCD TVs
- Multi-Media Display

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	819.6 (H) x 460.8 (V) (37.02" diagonal)	mm	(1)
Bezel Opening Area	828.6 (H) x 469.8 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	
Pixel Number	1366 x R.G.B. x 768	pixel	
Pixel Pitch (Sub Pixel)	0.2(H) x 0.6 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	16.7M	color	
Display Operation Mode	Transmissive mode / Normally black	-	
Surface Treatment	Anti-Glare coating (Haze 11%), Hard coating (3H)	-	

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	876	877	878	mm	(1)
	Vertical(V)	516	516.8	517.6	mm	(1)
Module Size	Depth(D)	35.4	36.4	37.4	mm	To Rear
	Depth(D)	-	-	-	mm	To P-Cover
	Depth(D)	52	53	54	mm	To Inverter Cover
W	eight	-	7770	-	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.





Issued Date: Oct. 8, 2009 Model No.: V370B1-L03

Preliminary


2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note	
item	Syllibol	Min.	Max.	Offit	Note
Storage Temperature	T _{ST}	-20	+60	oC	(1)
Operating Ambient Temperature	T _{OP}	0	+50	ōC	(1), (2)
Shock (Non-Operating)	S _{NOP}	-	50	G	(3), (5)
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 $^{\circ}$ C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.









2.2 Package storage

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35℃ at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Linit	Note	
	Symbol	Min.	Max.	Unit	Note	
Power Supply Voltage	Vcc	-0.3	13.0	V	(1)	
Input Signal Voltage	VIN	-0.3	3.6	V	(1)	

2.3.2 BACKLIGHT UNIT

Item	Symbol	Test Condition	Min.	Туре	Max.	Unit	Note
Lamp Voltage	V _W	Ta = 25 °C		-	3000	V_{RMS}	
Power Supply Voltage	V_{BL}	_	0	_	30	٧	(1)
Control Signal Level	_	_	-0.3		7	V	(1), (3)

- Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.
- Note (2) No moisture condensation or freezing.
- Note (3) The control signals include On/Off Control, Internal PWM Control, External PWM Control.



3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE


Ta = 25 ± 2 °C

Parameter		Cymbol		Value	l leit	Nata		
	Paran	Teter	Symbol	Min.	Тур.	Max.	Unit	Note
Power Sup	ply Voltage		V _{CC}	10.8	12	13.2	V	(1)
Rush Curre	ent		I_{RUSH}	_	_	3	Α	(2)
		White Pattern	_	_	0.50	_	Α	
Power Sup	ply Current	Horizontal Stripe	_	_	0.63	0.77	Α	(3)
		Black Pattern	_	_	0.38	-	Α	
	Differential Input High Threshold Voltage Differential Input Low LVDS Threshold Voltage		V_{LVTH}	+100	_	-	mV	
LVDS			V _{LVTL}	_	_	-100	mV	(4)
interface	Common Inp	out Voltage	V_{CM}	1.0	1.2	1.4	V	(4)
Differential i		input voltage	V _{ID}	200		600	mV	
	Terminating	erminating Resistor		-	100		ohm	
CMOS	Input High Threshold Voltage		V_{IH}	2.7		3.3	V	
interface	Input Low T	hreshold Voltage	$V_{\rm IL}$	0	_	0.7	V	

www.panelook.com

Note (1) The module should be always operated within above ranges.


Note (2) Measurement Conditions:








Vcc rising time is 470us




Note (3) The specified power supply current is under the conditions at Vcc =12V, Ta = 25 \pm 2 $^{\circ}$ C, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.





Note (4) The LVDS input characteristics are as follows:







Issued Date: Oct. 8, 2009 Model No.: V370B1-L03

Preliminary

3.2 BACKLIGHT UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol		Value	Unit	Note	
Farameter	Syllibol	Min.	Min. Typ. Max.			
Lamp Voltage	V_W	ı	990	ı	V_{RMS}	Ih = 8.6mA
Lamp Current	Ι _L	8.1	8.6	9.1	mA_{RMS}	ال
	\ /	ı	-	1730	V_{RMS}	(2), $Ta = 0 {}^{\circ}C$
Lamp Starting Voltage	Vs	-	-	1340	V_{RMS}	(2), Ta = 25 ^o C
Operating Frequency	Fo	30	-	80	KHz	Fo
Lamp Life Time	L_BL	50,000		-	Hrs	(4), at 9.1mA


3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 $^{\circ}$ C)

Parameter	Symbol		Value		Unit	Note	
r ai ailletei	Syllibol	Min.	Тур.	Max.	Ullit	Note	
Power Consumption	P_{BL}		86.4	_	W	(5) (6) $I_L = 8.6 \text{mA}$	
Power Supply Voltage	V_{BL}	22.8	24	25.2	V_{DC}		
Power Supply Current	I _{BL}	_	3.6		Α	Non Dimming	
Input Ripple Noise		_	_	912	mV _{P-P}	V _{BL} =22.8V	
Oscillating Frequency	Fw	37.0	40.0	43.0	kHz	(3)	
Dimming Frequency	F _B	150	160	170	Hz		
Minimum Duty Ratio	D_{MIN}		20	_	%		

- Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:
- Note (2) The lamp starting voltage V_s should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 $\pm 2^{\circ}$ C and I_L = 8.1~9.1 mArms.
- Note (5) The power supply capacity should be higher than the total inverter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement of Max. value is based on 37" backlight unit under 24V input voltage and 8.9mA lamp in average after lighting for 30 minutes.









3.2.3 INVERTER INTERTFACE CHARACTERISTICS


Davamatav		Cl	Test		Value		I India	Niete	
Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
On/Off Control Voltage	ON	V_{BLON}		2.0	_	5.0	V		
On/On Control Voltage	OFF	№ BLON	_	0	_	8.0	V		
Internal PWM Control	MAX	V_{IPWM}	_	3.15	3.3	3.45	V	Maximum duty ratio	
Voltage	MIN	V IPWM		_	0	_	V	Minimum duty ratio	
External PWM Control	HI	V_{EPWM}	_	2.0	_	5.0	V	Duty on	
Voltage	LO	▼ EPW M		0	_	8.0	V	Duty off	
Status Signal	HI	Status	_	3.0	3.3	3.6	V	Normal	
Otatus Olyriai	LO	Olalus		0	_	8.0	V	Abnormal	
VBL Rising Time		Tr1		30			ms	10%-90%V _{BL}	
VBL Falling Time		Tf1	_	30	_		ms	10 /o-30 /o v BL	
Control Signal Rising Tin	ne	Tr				100	ms		
Control Signal Falling Tir	ne	Tf				100	ms		
PWM Signal Rising Time)	T_{PWMR}				50	us		
PWM Signal Falling Time	Э	T_{PWMF}			4	50	us		
Input impedance		R _{IN}		1			ΜΩ		
PWM Delay Time		T_{PWM}		100			ms		
PLON Deley Time		Ton	_	300	-	_	ms		
BLON Delay Time		T _{on1}	_	300		_	ms		
BLON Off Time		T _{off}	-	300			ms		

- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL \rightarrow PWM signal \rightarrow BLON

Turn OFF sequence: BLOFF \rightarrow PWM signal \rightarrow VBL








4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



www.panelook.com




5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment

Pin No.	Symbol	Description	Note
1	VCC	Power supply: +12V	
2	VCC	Power supply: +12V	
3	VCC	Power supply: +12V	
4	VCC	Power supply: +12V	
5	GND	Ground	
6	GND	Ground	
7	GND	Ground	
8	NC	No connection	(4)
9	SELLVDS	Select LVDS data format	(2),(5)
10	ODSEL	Overdrive Lookup Table Selection	(3),(5)
11	GND	Ground	
12	RX0-	Negative transmission data of pixel 0	
13	RX0+	Positive transmission data of pixel 0	
14	GND	Ground	
15	RX1-	Negative transmission data of pixel 1	
16	RX1+	Positive transmission data of pixel 1	
17	GND	Ground	
18	RX2-	Negative transmission data of pixel 2	
19	RX2+	Positive transmission data of pixel 2	
20	GND	Ground	
21	RXCLK-	Negative of clock	
22	RXCLK+	Positive of clock	
23	GND	Ground	
24	RX3-	Negative transmission data of pixel 3	
25	RX3+	Positive transmission data of pixel 3	
26	GND	Ground	
27	NC	No connection	(4)
28	NC	No connection	(4)
29	NC	No connection	(4)
30	GND	Ground	

Note (1) Connector type: STARCONN 093G30-B0001A or Faxconn GS23302-1311S-7F or compatible LVDS connector pin orderdefined as follows



Note (2) Low = Open or connect to GND: VESA Format, High = Connect to +3.3V: JEIDA Format. Please refer to 5.5 LVDS INTERFACE


Note (3) Overdrive lookup table selection. The Overdrive lookup table should be selected in accordance to the frame rate to optimize image quality.



ODSEL	Note
L or Open	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (4) Reserved for internal use. Left it open.

Note (5) LVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)






Issued Date: Oct. 8, 2009 Model No.: V370B1-L03 **Preliminary**

5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

Pin No.	Symbol	Description	Remark
NA	NA	NA	NA

Note (1) The backlight interface housing for high voltage side is a model CPLEA4C1000, manufactured by CVILUX or equivalent.







5.3 INVERTER UNIT

CN1 (Header): CI0114M1HR0-LA (CviLux)

CIVI (Headel)). CIUTT4WITT	ino-LA (Ovicux)
Pin No.	Symbol	Description
1		
2		
3	VBL	+24V Power input
4		
5		
6		
7		
8	GND	Ground
9		
10		
11	Status	Normal (3.3V)
11		Abnormal (0V)
12	E_PWM	External PWM Control
13	I_PWM	Internal PWM Control
14	BLON	BL ON/OFF

Notice:

PIN 13:Intermal PWM Control (Use Pin 13): Pin 12 must open.

PIN 12:External PWM Control (Use Pin 12): Pin 13 must open.


Pin 13(I_PWM) and Pin 12(E_PWM) can't open in same period.



Issued Date: Oct. 8, 2009 Model No.: V370B1-L03

Preliminary

5.4 BLOCK DIAGRAM OF INTERFACE



R0~R7 : Pixel R Data G0~G7 : Pixel G Data B0~B7 : Pixel B Data DE : Data enable signal

Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.




Issued Date: Oct. 8, 2009 Model No.: V370B1-L03


Preliminary

5.5 LVDS INTERFACE

VESA LVDS format: (SELLVDS pin=L or open)



JEDIA LVDS format : (SELLVDS pin=H)



R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal

Notes(1) RSVD(reserved)pins on the transmitter shall be "H" or ("L" or OPEN)



Issued Date: Oct. 8, 2009 Model No.: V370B1-L03 **Preliminary**

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color

												Da	ata	Sigr	nal			1							
	Color		•		Re	ed		1					G	reer	1						Bli	ue			_
	1	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B5	B4	В3	B2	B1	В
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	(
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	-
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	(
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Scale	:	:	:	:	:	:	:	:	:			Ŀ	ŀ	:	:	:	:	:	:	:	:	:	:	:	
ocale Of	:	:	:	:	:	:	:	:) :-	:	:	:	:	:	:	:	:	:	:	:	:	
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
neu	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
Grov.	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
Gray Scale	:	:	:	·	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
ocale Of	:		: 4	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	
areen	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	
Blue	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Issued Date: Oct. 8, 2009 Model No.: V370B1-L03 **Preliminary**

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	F _{clkin} (=1/TC)	60	76	82	MHz	
LVDS	Input cycle to cycle jitter	T _{rcl}	_	_	200	ps	(3)
Receiver Clock	Spread spectrum modulation range	Fclkin_mo	F _{clkin} -2%	_	F _{clkin} +2%	MHz	(4)
	Spread spectrum modulation frequency	F _{SSM}			200	KHz	(4)
LVDS	Setup Time	Tlvsu	600	-	- 0	ps	
Receiver Data	Hold Time	Tlvhd	600			ps	(5)
	Frame Rate	F _{r5}	47	50	53	Hz	(6)
Vertical	Traine Rate	F _{r6}	57	60	63	Hz	(0)
Active Display	Total	Tv	778	806	888	Th	Tv=Tvd+Tv
Term	Display	Tvd	768	768	768	Th	_
	Blank	Tvb	10	38	120	Th	_
Horizontal Active	Total	Th	1442	1560	1936	Tc	Th=Thd+T
Display	Display	Thd	1366	1366	1366	Тс	_
Term	Blank	Thb	76	194	570	Tc	_

Note (1) Please make sure the range of pixel clock has follow the below equation:

Fclkin(max)
$$\geq$$
 Fr6 \times Tv \times Th


$$F_{r5} \times Tv \times Th \geq F_{clkin(min)}$$

This module is operated in DE only mode and please follow the input signal timing diagram below: Note (2)






INPUT SIGNAL TIMING DIAGRAM



Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = $IT_1 - TI$









Issued Date: Oct. 8, 2009 Model No.: V370B1-L03 Preliminary

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM



Note (6): (ODSEL) = H/L or open for 50/60Hz frame rate. Please refer to 5.1 for detail information




Issued Date: Oct. 8, 2009 Model No.: V370B1-L03 Preliminary

6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0, that maybe cause electrical overstress failures.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.



Issued Date: Oct. 8, 2009 Model No.: V370B1-L03

Preliminary

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	На	50±10	%RH
Supply Voltage	V_{CC}	12.0	V
Input Signal	According to typical va	alue in "3. ELECTRICAL	CHARACTERISTICS"
Lamp Current	l _L	11±0.5	mA
Oscillating Frequency (Inverter)	F _W	63±3	KHz
Frame rate	Fr	60	Hz

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).


Ite	em	Symbol	Condition	Min.	Typ.	Max.	Unit	Note	
Contrast Ratio		CR		2000	3000	-	-	(2)	
Response Tim	Response Time			-	(6.5)	(12)	ms	(3)	
Center Lumina	nce of White	L _C		360	450	-	cd/m ²	(4)	
White Variation	า	δW		-	-	1.3	-	(7)	
Cross Talk		CT	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$	ı	-	4.0	%	(5)	
	Red	Rx	$\theta_{X}=0^{\circ}, \theta_{Y}=0^{\circ}$		(0.645)		-		
	Red	Ry	Viewing Angle at	Typ -0.03	(0.335)	Тур +0.03	-	(6)	
	Green	Gx	Normal Direction		(0.277)		-		
Color		Gy	Normal Birodion		(0.595)		-		
Chromaticity	Blue	Bx			(0.144)		-		
Cilionalicity	Dide	Ву			(0.067)		-		
	White	Wx			0.285		-		
	VVIIILE	Wy			0.293		-		
	Color Gamut	CG		70	72		%	NTSC	
	Horizontal	θ_x +		80	88	-			
Viewing	Tionzoniai	θ_{x} -	CR≥20	80	88	-	Deg.	(1)	
Angle	Vertical	θγ+	OI 1∠20	80	88	-	Dog.	(1)	
	Vortical	θ_{Y} -		80	88	-			





Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Autronic Conoscope Cono-80



The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Note (3) Definition of Gray to Gray Switching Time:



The driving signal means the signal of gray level 0, 123, 168, 202, 230, 255. Gray to gray average time means the average switching time of gray level 0, 123, 168, 202, 230, 255 to each other .



Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

$$L_C = L(5)$$

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$


where L (x) is corresponding to the luminance of the point X at the figure in Note (7).

Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$


 Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)



Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.






Issued Date: Oct. 8, 2009 Model No.: V370B1-L03 **Preliminary**

Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$






8. DEFINITION OF LABELS


8.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: V370B1-L03

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



(d) Production Location:XXXX, for example:TAIWAN or CHINA.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.

(b) Revision Code: Cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



Issued Date: Oct. 8, 2009 Model No.: V370B1-L03 **Preliminary**

9. PACKAGING

9.1 PACKING SPECIFICATIONS

- (1) 5 LCD TV modules / 1 Box
- (2) Box dimensions: 954(L)x378(W)x602(H)mm
- (3) Weight: approximately 43.65 Kg (5 modules per box)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method





Figure.9-1 packing method



Sea / Land Transportation (40ft Container)



Air Transportation




Figure.9-2 Packing method



10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.


10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.


Issued Date: Oct. 8, 2009 Model No.: V370B1-L03

Preliminary









35