high speed interfacing with the VME320 backplane. It has output characteristics optimized for driving large capacitive loads and features modified input levels (V_{IH}/V_{IL}) for increased noise immunity and reduced input skew. The tions V320 functionality consists of bus transceiver circuits with 3-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. OE and direction pins are provided to control the transceiver function. In the transtion ceiver mode, data present at the high impedance port may be stored in either the A or B register or in both. The select controls can multiplex stored and real time (transparent

8-Bit Registered Bus Transceiver

The V320 is an 8-bit universal bus transceiver designed for

mode) data. The direction control determines which bus will receive data when the enable control \overline{OE} is active

LOW. In the isolation mode (OE HIGH) A data may be

stored in the B register and/or B data may be stored in the

Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Guaranteed output skew
- Guaranteed MOS (Multiple Output Switching) Specifications

April 1998

Revised October 1998

- Output switching specified for both 50 pF and 250 pF, and 500 pF loads
- Guaranteed simultaneous switching noise level (V_{OLP}/ V_{OLV}) and dynamic threshold performance (V_{IHD}/V_{ILD})
- Glitch free power up/down high impedance for live insertion
- BiCMOS technology for high drive and low power dissipation
- -40°C to 85°C commercial temperature and V_{CC} specifications
- Modified specifications across V_{CC} and temperature (V_{CC} = 5.0V ±1%, T = 25°C ± 20°C) present more realistic system conditions
- Available in TSSOP (MTC)

Ordering Code:

A register.

FAIRCHILD

V320

SEMICONDUCTOR

General Description

Order Number	Package Number	Package Description
V320MTC	MTC24	24-Lead Thin Shrink Small Outline Package, JEDEC MO-153, 4.4mm Wide
Device also available in T	ape and Reel. Specify by	appending suffix letter "X" to the ordering code.

Connection Diagram

CLKAB-		24	– v _{cc}
SELAB-	2	23	-CLKBA
D	3	22	-SELBA
A ₀ —	4	21	- OE
A1 -	5	20	— в _о
A ₂ —	6	19	— B ₁
A3 —	7	18	— в ₂
A4	8	17	— B ₃
A5 —	9	16	— B ₄
A ₆ —	10	15	— В ₅
A7 -	11	14	— В ₆
GND -	12	13	— В ₇

Pin Descriptions

Pin Names	Description				
D	Direction A-to-B (High) B-to A (Low)				
OE	Output Enable (Active LOW)				
CLKAB/SELAB	A-to-B Clock/Select				
CLKBA/SELBA	B-to-A Clock/Select				
A0–7	A Inputs/Outputs (TTL)				
B0–7	B Inputs/Outputs (TTL)				

V320

Functional Table

OE	D	SELAB	SELBA	CLKAB	CLKBA	A ₀ -A ₇	B ₀ –B ₇	Function
н	Х	Х	Х	H or L	H or L			Isolation
н	Х	Х	Х	LH	Х	Input	Input	CLK A Data into A
н	Х	Х	Х	Х	LH			CLK B Data into A Reg.
L	Н	L	Х	Х	Х			A to B – Transparent
L	Н	L	Х	LH	Х			CLK A Data into A Reg.
L	Н	Н	Х	H or L	Х	Input	Output	A Reg. to B (Storage)
L	Н	Н	Х	LH	Х			CLK A Data into A Reg. and B output
L	L	Х	L	Х	Х			B to A – Transparent
L	L	Х	L	Х	LH			CLK B Data into B Reg.
L	L	Х	Н	Х	H or L	Output	Input	B Reg. to A (Storage)
L	L	Х	Н	Х	LH			CLK B Data into B Reg.and A output

L = LowH = HighLH = Low to High transitionX = Don't Care





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

DC Input Voltage (V _I)	-0.5V to +7.0V
DC Output Voltage (V _O)	
Outputs 3-STATE	-0.5V to +7.0V
Outputs Active (Note 2)	–0.5V to V _{CC} +0.5V
DC Output Sink Current into A-port/B-port I _{OL}	64 mA
DC Output Source Current from A-port/B-port I _{OH}	–32 mA
DC Input Diode Current (IIK)	
$V_{I} < 0_{V}$	-30 mA to +5.0 mA
ESD Rating typical	> 2000V
Storage temperature (T _{STG})	-65° C to $+15^{\circ}$ C
Max I _{OL} (Current Applied to a LOW Output)	2 X I _{OL} Spec.

Recommended Operating Conditions

Supply Voltage V _{CC}	
Operating V _{CC}	4.5V to 5.5V
Minimum Input Edge Rate	
Data Input	50 mV/ns
Enable	20 mV/ns
Clock	100 mV/ns
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics (4.5V $< V_{CC} \leq 5.5V)$

Over Recommended Operating Free-Air Temperature Range (Unless Otherwise Noted)

	Symbol	Parameter	V _{CC} (V)	Min	Тур	Max	Units	Conditions
VIH	B-Port/A-Port	HIGH Level Input Voltage	4.5-5.5	2.0			V	Recognized HIGH Signal
			4.95-5.05	1.8 (Note 3)				
VIL	B-Port/A-Port	LOW Level Input Voltage	4.5-5.5			0.8	V	Recognized LOW Signal
			4.95-5.05			1.2 (Note 3)		
V _{OH}	B-Port/A-Port	HIGH Level Output Voltage	4.5	2.5			V	–3 mA
			4.5	2.0				–32 mA
I _{OH}	B-Port/A-Port	High Level Output Current Drive	4.5	-32			mA	V _{OH} = 2.0V
V _{OL}	B-Port/A-Port	LOW Level Output Voltage	4.5	0.55			V	64 mA
I _{OL}	B-Port/A-Port	Low Level Output Current Drive (Sink)	4.5	64			mA	V _{OL} = 0.55V
l _{os}	B-Port/A-Port	Short Circuit Current	5.5	-100		-275	mA	$V_{OUT} = 0.0V$
I _{OFF}	A-Port and Control Pins	Power-OFF Leakage Current	0.0			100uA	uA	$V_{OUT} = 5.5V$, All Others GND
I _{CCH}	B-Port/A-Port	Quiescent Power Supply Current	5.5			250	uA	All Outputs HIGH
I _{CCI}	B-Port/A-Port	B-Port/A-Port	5.5			30	mA	All Outputs LOW
I _{CCZ}	B-Port/A-Port	3-STATE Power Supply Current	5.5			50	uA	All Outputs 3-STATE

Note 3: Extended Characteristics (4.95 > V_{CC} > 5.05, T = 25^{\circ}C \pm 20^{\circ}C)

V320

Capacitance and Dynamic Switching Characteristics

Symbol	Parameter	Min	Typ T _A = 25°C	Max	Units	Conditions
CIN	Input Capacitance (Control Pin)		5		pF	$V_{CC} = 5.0V V_I = V_{CC} \text{ or } 0$
C _{I/O}	Output Capacitance (A and B ports)		11		pF	$V_{CC} = 5.0V V_I = V_{CC} \text{ or } 0$
Output Sw	itching Noise (Ground Bounce)	•	• •		•	÷
V _{OLP}	Quiet Output Dynamic Peak V _{OL}			0.8	V	$V_{CC} = 5.0V$, $T = 25^{\circ}C$
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	-1.2			V	C _L = 50 pF
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	2.5			V	
Input Nois	e Immunity (Dynamic Threshold)					•
V _{IHD}	High Level Threshold Movement	2.2			V	$V_{CC} = 5.0V, T = 25^{\circ}C$
VILD	Low Level Threshold Movement			0.5	V	$C_{1} = 50 \text{ pF}$

AC Operating Requirements

Over recommended ranges of supply voltage and operating free-air temperature

	Symbol		Min	Тур	Max	Units
f _{CLOCK}	Max Clock Frequency		200 (Note 4)			MHz
t _{WIDTH}	Pulse Duration	HIGH or LOW	3.0			ns
t _{SU}	Setup Time	Bus to CLKAB/CLKBA	1.5			ns
t _{HOLD}	Hold Time	Bus to CLKAB/CLKBA	1.0			ns

Note 4: C_L = 50 pF

AC Electrical Characteristics (–40°C to 85°C, V_{CC} = 4.5V to 5.5V) 1 Output Switching

Symbol	From (Input)	Mode	To (Output)	Min	Тур	Max	Units
Output Lo	ad: C _L = 50 pF, R _L = 500	2, 1 Output Switching					
t _{PLH} , t _{PHL}	CLKAB/CLKBA	Register	Bus A or B	1.7		5.6	ns
t _{PLH} , t _{PHL}	Bus A or B	Transparent	Bus A or B	1.5		4.8	ns
t _{PLH} , t _{PHL}	SELAB/SELBA	Select Bus	Bus A or B	1.5		5.9	ns
t _{PLZ} , t _{PHZ}	OE	Output Disable	Bus A or B	1.5		6.0	ns
t _{PZH} , t _{PZL}	OE	Output Enable	Bus A or B	1.5		6.3	ns
t _{PLZ} , t _{PHZ}	Direction (D)	Dir. Disable	Bus A or B	1.5		6.0	ns
t _{PZH} , t _{PZL}	Direction (D)	Dir. Enable	Bus A or B	1.5		6.3	ns
t _{RISE}	Transition Time, Outputs	s (1V to 2V)		0.3		1.2	ns
t _{FALL}	Transition Time, Outputs	s (1V to 2V)		0.3		1.4	ns
Output Lo	ad: $C_L = 250 \text{ pF}, R_L = 50$	0Ω, 1 Output Switching					
t _{PLH} , t _{PHL}	CLKAB/CLKBA	Register	Bus A or B	2.0		7.5	ns
t _{PLH} , t _{PHL}	Bus A or B	Transparent	Bus A or B	2.0		7.0	ns
t _{PLH} , t _{PHL}	SELAB/SELBA	Select Bus	Bus A or B	2.0		7.5	ns
t _{PLZ} , t _{PHZ}	OE	Output Disable	Bus A or B	(Note 5)		(Note 5)	ns
t _{PZH} , t _{PZL}	OE	Output Enable	Bus A or B	2.0		8.0	ns
t _{PLZ} , t _{PHZ}	Direction (D)	Dir. Disable	Bus A or B	(Note 5)		(Note 5)	ns
t _{PZH} , t _{PZL}	Direction (D)	Dir. Enable	Bus A or B	2.0		8.3	ns
t _{RISE}	Transition Time, Outputs	s (1V to 2V)		1.7		3.9	ns
t _{FALL}	Transition Time, Outputs	s (1V to 2V)		0.8		3.1	ns
Output Lo	ad: C _L = 500 pF, R _L = 50	$\mathbf{D}\Omega$, Output Switching					
t _{PLH} t _{PHL}	CLKAB/CLKBA	Register	Bus A or B	3.0		12.2	ns
t _{PLH} t _{PHL}	Bus A or B	Transparent	Bus A or B	3.0		11.6	ns
t _{PLH} t _{PHL}	SELAB/SELBA	Select Bus	Bus A or B	3.0		12.4	ns
t _{PLZ} , t _{PHZ}	OE	Output Disable	Bus A or B	(Note 5)		(Note 5)	ns
t _{PZH} , t _{PZL}	OE	Output Enable	Bus A or B	3.0		12.6	ns
t _{PLZ} , t _{PHZ}	Direction (D)	Dir. Disable	Bus A or B	(Note 5)		(Note 5)	ns
t _{PZH} , t _{PZL}	Direction (D)	Dir. Enable	Bus A or B	6.3		13.2	ns
t _{RISE}	Transition Time, Outputs	s (1V to 2V)	•	3.5		7.2	ns
t _{FALL}	Transition Time, Outputs	s (1V to 2V)		1.4		5.1	ns

Note 5: 3-STATE delays are dominated by the RC Network (500 Ω/ 250 pF, or 500 Ω/ 500 pF) on the output and thus have been excluded from this datasheet.

AC Electrical Characteristics (–40°C to 85° C, V_{CC} = 4.5V to 5.5V) 8 Output Switching

Symbol	From (Input)	Mode	To (Output)	Min	Тур	Max	Units
Output Lo	ad: $C_L = 50 \text{ pF}, R_L = 50$	0 Ω , 8 Outputs Switching					
_{PLH} , t _{PHL}	CLKAB/CLKBA	Register	Bus A or B	1.5		6.6	ns
_{PLH} , t _{PHL}	Bus A or B	Transparent	Bus A or B	1.5		6.3	ns
_{PLH} , t _{PHL}	SELAB/SELBA	Select Bus	Bus A or B	1.5		6.6	ns
_{PLZ} , t _{PHZ}	OE	Output Disable	Bus A or B	1.5		6.6	ns
_{PZH} , t _{PZL}	OE	Output Enable	Bus A or B	1.5		6.6	ns
_{PLZ} , t _{PHZ}	Direction (D)	Dir. Disable	Bus A or B	1.5		6.6	ns
_{PZH} , t _{PZL}	Direction (D)	Dir. Enable	Bus A or B	1.5		7.6	ns
OSHL	Output to Output Skew	(Note 6)				1.3	ns
OSHL	Output to Output Skew	(Note 6)				1.1	ns
RISE	Transition Time, Outpu	ts (1V to 2V)		0.5		1.5	ns
FALL	Transition Time, Outpu	ts (1V to 2V)		0.4		1.9	ns
Output Lo	ad: C _L = 250 pF, R _L = 5	00 Ω , 8 Outputs Switching					
_{PLH} , t _{PHL}	CLKAB/CLKBA	Register	Bus A or B	2.5		11.2	ns
_{PLH} , t _{PHL}	Bus A or B	Transparent	Bus A or B	2.5		9.5	ns
_{PLH} , t _{PHL}	SELAB/SELBA	Select Bus	Bus A or B	2.5		11.2	ns
_{PLZ} , t _{PHZ}	OE	Output Disable	Bus A or B	(Note 8)		(Note 8)	ns
_{PZH} , t _{PZL}	OE	Output Enable	Bus A or B	2.5		11.5	ns
_{PLZ} , t _{PHZ}	Direction (D)	Dir. Disable	Bus A or B	(Note 8)		(Note 8)	ns
_{PZH} , t _{PZL}	Direction (D)	Dir. Enable	Bus A or B	2.5		13.5	ns
OSHL	Output to Output Skew	(Note 8)				2.5	ns
DSLH	Output to Output Skew	(Note 8)				2.0	ns
RISE	Transition Time, Outpu	ts (1V to 2V)		2.0		5.5	ns
FALL	Transition Time, Outpu	ts (1V to 2V)		1.4		4.4	ns
	ad: C _L = 500 pF, R _L = 5	00Ω, 8 Outputs Switching					
_{PLH} , t _{PHL}	CLKAB/CLKBA	Register	Bus A or B	3.5		17.0	ns
PLH, tPHL	Bus A or B	Transparent	Bus A or B	3.5		15.9	ns
_{PLH} , t _{PHL}	SELAB/SELBA	Select Bus	Bus A or B	3.5		17.0	ns
_{PLZ} , t _{PHZ}	OE	Output Disable	Bus A or B	(Note 8)		(Note 8)	ns
_{PZH} , t _{PZL}	OE	Output Enable	Bus A or B	3.5		18.5	ns
_{PLZ} , t _{PHZ}	Direction (D)	Dir. Disable	Bus A or B	(Note 8)		(Note 8)	ns
_{PZH} , t _{PZL}	Direction (D)	Dir. Enable	Bus A or B	3.5		22.3	ns
OSHL	Output to Output Skew	(Note 6)				3.9	ns
OSLH	Output to Output Skew	(Note 6)				3.1	ns
RISE	Transition Time, Outpu	ts (1V to 2V)		4.4		7.8	ns
FALL	Transition Time, Outpu			2.5		6.6	ns

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to outputs switching in the same direction also.

Note 7: Device to Device Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs from any two devices.

Note 8: 3-STATE delays are dominated by the RC Network (500 Ω / 250 pF, or 500 Ω / 500 pF) on the output and thus have been excluded from this datasheet.

Extended AC Electrical Characteristics (5°C to 45°C, V_{CC} = 4.95V to 5.05V), 1 Output Switching

Symbol	From (Input)	Mode	To (Output)	Min	Тур	Max	Units
Output Loa	ad: C _L = 50 pF, R _L = 500	Ω, 1 Output Switching	·				
PLH, t _{PHL}	CLKAB/CLKBA	Register	Bus A or B	1.5		5.2	ns
_{PLH} , t _{PHL}	Bus A or B	Transparent	Bus A or B	1.5		4.3	ns
_{PLH} , t _{PHL}	SELAB/SELBA	Select Bus	Bus A or B	2.0		4.8	ns
t _{PLZ} , t _{PHZ}	OE	Output Disable	Bus A or B	1.5		6.0	ns
t _{PZH} , t _{PZL}	OE	Output Enable	Bus A or B	2.2		5.0	ns
t _{PLZ} , t _{PHZ}	Direction (D)	Dir. Disable	Bus A or B	1.5		6.0	ns
t _{PZH} , t _{PZL}	Direction (D)	Dir. Enable	Bus A or B	2.2		5.2	ns
PV	Device to Device Skew	(Note 10)	•			2.0	ns
RISE	Transition Time, Outputs	s (1V to 2V)		3.0		1.2	ns
t _{FALL}	Transition Time, Outputs	s (1V to 2V)		0.4		1.2	ns
Output Loa	ad: C _L = 250 pF, R _L = 50	0Ω, 1 Output Switching					
t _{PLH} , t _{PHL}	CLKAB/CLKBA	Register	Bus A or B	2.5		7.4	ns
t _{PLH} , t _{PHL}	Bus A or B	Transparent	Bus A or B	2.5		6.7	ns
t _{PLH} , t _{PHL}	SELAB/SELBA	Select Bus	Bus A or B	3.0		7.2	ns
t _{PLZ} , t _{PHZ}	OE	Output Disable	Bus A or B	(Note 9)		(Note 9)	ns
t _{PZH} , t _{PZL}	OE	Output Enable	Bus A or B	3.2		7.2	ns
t _{PLZ} , t _{PHZ}	Direction (D)	Dir. Disable	Bus A or B	(Note 9)		(Note 9)	ns
t _{PZH} , t _{PZL}	Direction (D)	Dir. Enable	Bus A or B	3.2		8.1	ns
t _{PV}	Device to Device Skew	(Note 10)				2.5	ns
RISE	Transition Time, Outputs	s (1V to 2V)		2.1		3.5	ns
t _{FALL}	Transition Time, Outputs	s (1V to 2V)		1.0		2.5	ns
Output Loa	ad: C _L = 500 pF, R _L = 50	0Ω, 1 Output Switching		•			
t _{PLH} , t _{PHL}	CLKAB/CLKBA	Register	Bus A or B	3.5		10.6	ns
t _{PLH} , t _{PHL}	Bus A or B	Transparent	Bus A or B	3.5		10.0	ns
t _{PLH} , t _{PHL}	SELAB/SELBA	Select Bus	Bus A or B	4.0		10.6	ns
t _{PLZ} , t _{PHZ}	OE	Output Disable	Bus A or B	(Note 9)		(Note 9)	ns
t _{PZH} , t _{PZL}	OE	Output Enable	Bus A or B	4.2		10.5	ns
t _{PLZ} , t _{PHZ}	Direction (D)	Dir. Disable	Bus A or B	(Note 9)		(Note 9)	ns
t _{PZH} , t _{PZL}	Direction (D)	Dir. Enable	Bus A or B	4.2		11.3	ns
t _{PV}	Device to Device Skew					5.0	ns
t _{RISE}	Transition Time, Outputs	s (1V to 2V)		3.8		6.4	ns
t _{FALL}	Transition Time, Outputs	s (1V to 2V)		1.7		3.8	ns

Note 9: 3-STATE delays are dominated by the RC Network (500 Ω / 250 pF, or 500 Ω / 500 pF) on the output and thus have been excluded from this datasheet.

Note 10: Device to Device Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs from any two devices.

V320

Extended AC Electrical Characteristics (5°C to 45°C, V_{CC} = 4.95V to 5.05V), 8 Outputs Switching

Symbol	From (Input)	Mode	To (Output)	Min	Тур	Max	Units
Output Lo	ad: $C_L = 50 \text{ pF}, R_L = 50$	0Ω, 8 Outputs Switching	·				
t _{PLH} , t _{PHL}	CLKAB/CLKBA	Register	Bus A or B	2.5		6.2	ns
t _{PLH} , t _{PHL}	Bus A or B	Transparent	Bus A or B	2.5		5.4	ns
t _{PLH} , t _{PHL}	SELAB/SELBA	Select Bus	Bus A or B	2.5		5.7	ns
t _{PLZ} , t _{PHZ}	OE	Output Disable	Bus A or B	1.5		6.0	ns
t _{PZH} , t _{PZL}	OE	Output Enable	Bus A or B	2.5		5.7	ns
t _{PLZ} , t _{PHZ}	Direction (D)	Dir. Disable	Bus A or B	1.5		6.0	ns
t _{PZH} , t _{PZL}	Direction (D)	Dir. Enable	Bus A or B	2.5		7.2	ns
t _{OSHL}	Output to Output Skew (Note 12)					1.1	ns
OSLH	Output to Output Skew (Note 12)					0.9	ns
PV	Device to Device Skew (Note 13)					2.5	ns
RISE	Transition Time, Outputs (1V to 2V)			0.5		1.3	ns
FALL	Transition Time, Outputs (1V to 2V)			0.6		1.4	ns
Output Lo	ad: C _L = 250 pF, R _L = 5	00 Ω , 8 Outputs Switching					
t _{PLH} , t _{PHL}	CLKAB/CLKBA	Register	Bus A or B	3.5		10.5	ns
t _{PLH} , t _{PHL}	Bus A or B	Transparent	Bus A or B	3.5		10.5	ns
t _{PLH} , t _{PHL}	SELAB/SELBA	Select Bus	Bus A or B	3.5		10.5	ns
t _{PLZ} , t _{PHZ}	OE	Output Disable	Bus A or B	(Note 11)		(Note 11)	ns
t _{PZH} , t _{PZL}	OE	Output Enable	Bus A or B	3.5		10.5	ns
t _{PLZ} , t _{PHZ}	Direction (D)	Dir. Disable	Bus A or B	(Note 11)		(Note 11)	ns
t _{PZH} , t _{PZL}	Direction (D)	Dir. Enable	Bus A or B	3.5		14.8	ns
t _{OSHL}	Output to Output Skew (Note 12)					2.3	ns
toslh	Output to Output Skew (Note 12)					1.9	ns
PV	Device to Device Skew(Note 13)					4.0	ns
RISE	Transition Time, Outputs (1V to 2V)			2.7		4.7	ns
FALL	Transition Time, Outputs (1V to 2V)			1.8		3.7	ns
Output Lo	ad: C _L = 500 pF, R _L = 5	00 Ω , 8 Outputs Switching					
t _{PLH} , t _{PHL}	CLKAB/CLKBA	Register	Bus A or B	5.0		15.3	ns
t _{PLH} , t _{PHL}	Bus A or B	Transparent	Bus A or B	5.0		13.6	ns
t _{PLH} , t _{PHL}	SELAB/SELBA	Select Bus	Bus A or B	5.0		15.3	ns
t _{PLZ} , t _{PHZ}	OE	Output Disable	Bus A or B	(Note 11)		(Note 11)	ns
t _{PZH} , t _{PZL}	OE	Output Enable	Bus A or B	5.0		15.1	ns
t _{PLZ} , t _{PHZ}	Direction (D)	Dir. Disable	Bus A or B	(Note 11)		(Note 11)	ns
t _{PZH} , t _{PZL}	Direction (D)	Dir. Enable	Bus A or B	5.0		19.4	ns
OSHL	Output to Output Skew (Note 12)					3.5	ns
t _{OSLH}	Output to Output Skew (Note 12)					2.9	ns
t _{PV}	Device to Device Skew					5.0	ns
t _{RISE}	Transition Time, Outputs (1V to 2V)			4.6		7.0	ns
t _{FALL}	Transition Time, Outputs (1V to 2V)			2.9		4.9	ns

datasheet.

Note 12: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to outputs switching in the same direction also.

Note 13: Device to Device Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs from any two devices.





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.