PRELIMINARY

MOSEL VITELIC V29LC51001 1 MEGABIT (131,072 x 8 BIT) 5 VOLT CMOS FLASH MEMORY

Features

- 128Kx8-bit Organization
- Address Access Time: 90 ns
- Single 5V ± 10% Power Supply
- Sector Erase Mode Operation
- 512 bytes per Sector, 256 Sectors
 - Sector-Erase Cycle Time: 10ms (Max)
 - Byte-Program Cycle Time: 30µs (Max)
- Minimum 1,000 Erase-Program Cycles
- Low power dissipation
 - Active Read Current: 20mA (Typ)
 - Active Program Current: 30mA (Typ)
 - Standby Current: 100µA (Max)
- Low V_{CC} Program Inhibit Below 3.2V
- Self-timed program/erase operations
- CMOS and TTL Interface
- Packages:
 - 32-pin Plastic DIP
 - 32-pin PLCC

Description

The V29LC51001 is a high speed 131,072 x 8 bit CMOS flash memory. Programming or erasing the device is done with a single 5 Volt power supply. The device has separate chip enable \overline{CE} , program enable \overline{WE} , and output enable \overline{OE} controls to eliminate bus contention.

The V29LC51001 features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. The device also supports full chip erase.

Device Usage Chart

Operating	Package	e Outline	Access Time (ns)	Tomporatura
Temperature Range	Р	J	90	Temperature Mark
0°C to 70°C	•	•	•	Blank

V29LC51001



Pin Configurations

N/C		1	0	32	þ	Vcc
A16		2		31	þ	WE
A15		3		30	Þ	NC
A12		4		29	Þ	A14
A7		5		28	Þ	A13
A6		6		27	Þ	A8
A5	Ц	7	32-Pin PDIP	26	Þ	A9
A4		8	Top View	25	Þ	A11
A3	Ц	9		24	Þ	OE
A2		10		23	Þ	A10
A1		11		22	Þ	CE
A0		12		21	Þ	I/07
I/O0		13		20	Þ	I/06
I/O1		14		19	Þ	I/O5
I/O2		15		18	Þ	I/04
GND		16		17	Þ	I/O3
			510	01-02		



Pin Names

A ₀ -A ₁₆	Address Inputs
I/O ₀ -I/O ₇	Data Input/Output
CE	Chip Enable
ŌĒ	Output Enable
WE	Program Enable
V _{CC}	$5V \pm 10\%$ Power Supply
GND	Ground
NC	No Connect

V29LC51001

Functional Block Diagram



Capacitance (1,2)

Symbol	Parameter	Test mSetup	Тур.	Max.	Units
C _{IN}	Input Capacitance	$V_{IN} = 0$	6	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8	12	pF
C _{IN2}	Control Pin Capacitance	$V_{IN} = 0$	8	10	pF

NOTE:

1. Capacitance is sampled and not 100% tested.

2. $T_A = 25^{\circ}C$, $V_{CC} = 5V \pm 10\%$, f = 1 MHz.

Latch Up Characteristics⁽¹⁾

Parameter	Min.	Max.	Unit
Input Voltage with Respect to GND on A_9 , \overline{OE}	-1	+13	V
Input Voltage with Respect to GND on I/O, address or control pins	-1	V _{CC} + 1	V
V _{CC} Current	-100	+100	mA

NOTE:

1. Includes all pins except V_{CC}. Test conditions: V_{CC} = 5V, one pin at a time.

AC Test Load



V29LC51001

Absolute Maximum Ratings⁽¹⁾

Symbol	Parameter	Commercial	Unit
V _{IN}	Input Voltage (input or I/O pins)	-2 to +7	V
V _{IN}	Input Voltage (A ₉ pin, OE)	-2 to +13	V
V _{CC}	Power Supply Voltage	-0.5 to +5.5	V
T _{STG}	Storage Temerpature (Plastic)	-65 to +125	°C
T _{OPR}	Operating Temperature	0 to +70	°C
I _{OUT}	Short Circuit Current ⁽²⁾	200 (Max.)	mA

NOTE:

1. Stress greater than those listed unders "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. No more than one output maybe shorted at a time and not exceeding one second long.

DC Electrical Characteristics

(over the commercial operating range)

Parameter Name	Parameter	Test Conditions	Min.	Max.	Unit
V _{IL}	Input LOW Voltage	$V_{CC} = V_{CC}$ Min.	_	0.8	V
V _{IH}	Input HIGH Voltage	V _{CC} = V _{CC} Max.	2	—	V
IIL	Input Leakage Current	$V_{IN} = GND$ to V_{CC} , $V_{CC} = V_{CC}$ Max.	_	±1	μA
I _{OL}	Output Leakage Current	$V_{OUT} = GND$ to V_{CC} , $V_{CC} = V_{CC}$ Max.	_	±10	μA
V _{OL}	Output LOW Voltage	$V_{CC} = V_{CC}$ Min., $I_{OL} = 2.1$ mA	_	0.4	V
V _{OH}	Output HIGH Voltage	$V_{CC} = V_{CC}$ Min, $I_{OH} = -400\mu$ A	2.4	_	V
I _{CC1}	Read Current	$\label{eq:cell} \begin{array}{l} \overline{CE}=\overline{OE}=V_{IL}, \ \overline{WE}=V_{IH}, \ \text{all I/Os open}, \\ \text{Address input}=V_{IL}/V_{IH}, \ \text{at f}=1/t_{RC} \ \text{Min.}, \\ V_{CC}=V_{CC} \ \text{Max}. \end{array}$	_	40	mA
I _{CC2}	Program Current	$\overline{CE} = \overline{WE} = VIL, \overline{OE} = V_{IH}, V_{CC} = V_{CC} Max.$	_	50	mA
I _{SB}	TTL Standby Current	$\overline{CE} = \overline{OE} = \overline{WE} = V_{IH}, V_{CC} = V_{CC} Max.$	_	2	mA
I _{SB1}	CMOS Standby Current	$\overline{CE} = \overline{OE} = \overline{WE} = V_{CC} - 0.3V, V_{CC} = V_{CC}$ Max.	_	100	μA
V _H	Device ID Voltage for A ₉	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	11.5	12.5	V
I _H	Device ID Current for A ₉	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}, A9 = V_H Max.$	_	50	μA

V29LC51001

AC Electrical Characteristics

(over all temperature ranges)

Read Cycle

Parameter		-9	90	
Name	Parameter	Min.	Max.	Unit
t _{RC}	Read Cycle Time	90	—	ns
t _{AA}	Address Access Time	-	90	ns
t _{ACS}	Chip Enable Access Time	-	90	ns
t _{OE}	Output Enable Access Time	_	40	ns
^t CLZ	CE Low to Output Active	0	_	ns
t _{OLZ}	OE Low to Output Active	0	—	ns
^t DF	Output Enable or Chip Disable to Output in High Z	0	20	ns
t _{ОН}	Output Hold from Address Change	0	_	ns

Program (Erase/Program) Cycle

Parameter					
Name	Parameter	Min.	Тур.	Max.	Unit
t _{WC}	Program Cycle Time	90	_	_	ns
t _{AS}	Address Setup Time	0	_	_	ns
t _{AH}	Address Hold Time	45	_	—	ns
t _{CS}	CE Setup Time	0	_	_	ns
^t CH	CE Hold Time	0	_	_	ns
t _{OES}	OE Setup Time	0	_	—	ns
^t OEH	OE High Hold Time	0	_	_	ns
t _{WP}	WE Pulse Width	45	_	_	ns
t _{WPH}	WE Pulse Width High	35	_	_	ns
t _{DS}	Data Setup Time	30	_	_	ns
^t DH	Data Hold Time	0	_	_	ns
t _{WHWH1}	Programming Cycle	_	_	30	μs
t _{WHWH2}	Sector Erase Cycle	_	_	10	ms
t _{WHWH3}	Chip Erase Cycle	_	2	_	sec

V29LC51001

Waveforms of Read Cycle



Waveforms of WE Controlled-Program Cycle



51001-08

NOTES:

- 1. PA: The address of the memory location to be programmed.
- 2. PD: The data at the byte address to be programmed.

V29LC51001

Waveforms of Erase Cycle⁽¹⁾



NOTES:

- 1. PA: The address of the memory location to be programmed.
- 2. PD: The data at the byte address to be programmed.
- 3. SA: The sector address for Sector Erase. Address = don't care for Chip Erase.

V29LC51001

FUNCTIONAL DESCRIPTION

Read Cycle

A read cycle is performed by holding both \overline{CE} and \overline{OE} signals LOW. Data Out becomes valid only when these conditions are met. During a read cycle \overline{WE} must be HIGH prior to \overline{CE} and \overline{OE} going LOW. \overline{WE} must remain HIGH during the read operation for the read to complete (see Table 1).

Output Disable

Returning \overline{OE} or \overline{CE} HIGH, whichever occurs first will terminate the read operation and place the I/O pins in the HIGH-Z state.

Standby

The device will enter standby mode when the \overline{CE} signal is HIGH. The I/O pins are placed in the HIGH-Z, independent of the \overline{OE} signal.

Command Sequence

The V29LC51001 does not provide the "reset" feature to return the chip to its normal state when an incomplete command sequence or an interruption has happened. In this case, normal operation (Read Mode) can be restored by issuing a "non-existent" command sequence, for example Address: 5555H, Data FFH.

Byte Program Cycle

The V29LC51001 is programmed on a byte-bybyte basis. The byte program operation is initiated by using a specific four-bus-cycle sequence: two unlock program cycles, a program setup command and program data program cycles (see Table 2).

V29LC51001	_
512	
512	
•	
•	
•	
512	
512	00000H
	L51001-13

During the byte program cycle, addresses are latched on the falling edge of either \overline{CE} or \overline{WE} , whichever is last. Data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever is first. The byte program cycle can be \overline{CE} controlled or \overline{WE} controlled.

Sector Erase Cycle

The V29LC51001 features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. Sector erase operation is initiated by using a specific six-bus-cycle sequence: Two unlock program cycles, a setup command, two additional unlock program cycles, and the sector erase command (see Table 2). A sector must be first erased before it can be reprogrammed. While in the internal erase mode, the device ignores any program attempt into the device. Sector erase is completed in 10ms max. The V29LC51001 is shipped with pre-erased sectors (all bits = 1).

Decoding Mode	CE	ŌĒ	WE	A ₀	A ₁	A ₉	I/O
Read	V _{IL}	V _{IL}	V _{IH}	A ₀	A ₁	A ₉	READ
Byte Write	V _{IL}	V _{IH}	V _{IL}	A ₀	A ₁	A ₉	PD
Standby	V _{IH}	х	х	х	Х	х	HIGH-Z
Output Disable	V _{IL}	V _{IH}	V _{IH}	Х	Х	Х	HIGH-Z

Table 1. Operation Modes Decoding

NOTES:

1. X = Don't Care, V_{IH} = HIGH, V_{IL} = LOW. V_{H} = 12.5V Max.

2. PD: The data at the byte address to be programmed.

V29LC51001

Table 2. Command Codes

Command Sequence	First Bus Program Cycle		Second Bus Program Cycle		Third Bus Program Cycle		Fourth Bus Program Cycle		Fifth Bus Program Cycle		Six Bus Program Cycle	
	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Read	ххххн	F0H										
Read	5555H	ААН	2AAAH	55H	5555H	F0H	RA	RD				
Autoselect	5555H	AAH	2AAAH	55H	5555H	90H	00Н	40H(3)				
							01H	60H(4)				
Byte Program	5555H	AAH	2AAAH	55H	5555H	A0H	PA	PD(2)				
Chip Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	ААН	2AAAH	55H	5555H	10H
Sector Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	PA(1)	30H

NOTES:

1. PA: The address of the memory location to be programmed.

2. PD: The data at the byte address to be programmed.

3. 40H: Manufacturing ID

4. 60H: Device ID

Chip Erase Cycle

The V29LC51001 features a chip-erase operation. The chip erase operation is initiated by using a specific six-bus-cycle sequence: two unlock program cycles, a setup command, two additional unlock program cycles, and the chip erase command (see Table 2).

The chip erase operation is performed sequentially, one sector at a time. When the automated on chip erase algorithm is requested with the chip erase command sequence, the device automatically programs and verifies the entire memory array for an all zero pattern prior to erasure The automatic erase begins on the rising edge of the last $\overline{\text{WE}}$ or $\overline{\text{CE}}$ pulse in the command sequence and terminates 500ms later.

Hardware Data Protection

 V_{CC} Sense Protection: the program operation is inhibited when VCC is less than 2.5V.

Noise Protection: a CE or WE pulse of less than 5ns will not initiate a program cycle.

Program Inhibit Protection: holding any one of OE LOW, CE HIGH or WE HIGH inhibits a program cycle.

V29LC51001

Byte Program Algorithm

Chip/Sector Erase Algorithm



L51001-14

Package Diagrams

32-pin Plastic DIP









V29LC51001

U.S.A.

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952

HONG KONG

19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 852-2666-3307 FAX: 852-2770-8011

TAIWAN

7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209

WORLDWIDE OFFICES

NO 19 LI HSIN ROAD SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-579-5888 FAX: 886-3-566-5888

SINGAPORE

10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013

JAPAN

ONZE 1852 BUILDING 6F 2-14-6 SHINTOMI, CHUO-KU TOKYO 104-0041 PHONE: 03-3537-1400 FAX: 03-3537-1402

V29LC51001

UK & IRELAND

SUITE 50, GROVEWOOD BUSINESS CENTRE STRATHCLYDE BUSINESS PARK BELLSHILL, LANARKSHIRE, SCOTLAND, ML4 3NQ PHONE: 44-1698-748515 FAX: 44-1698-748516

GERMANY (CONTINENTAL EUROPE & ISRAEL)

BENZSTRASSE 32 71083 HERRENBERG GERMANY PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22

U.S. SALES OFFICES

NORTHWESTERN

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0952

SOUTHWESTERN

302 N. EL CAMINO REAL #200 SAN CLEMENTE, CA 92672 PHONE: 949-361-7873 FAX: 949-361-7807 CENTRAL, NORTHEASTERN & SOUTHEASTERN 604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 972-690-0341

© Copyright 2000, MOSEL VITELIC Inc.

10/00 Printed in U.S.A.

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC. MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.