



Approval

TFT LCD Approval Specification **MODEL NO.: V260H1 – P03**

Customer:
Approved by:
Note:

Approved Dv	TV Product Marketir	ng & Management Div
Approved By	Chao-Ch	nun Chung
Reviewed By	QA Dept.	Product Development Div.
ricviewed by	Hsin-Nan Chen	TC Pan
Dropared Dy	LCD TV Marketing and	Product Management Div.
Prepared By	Vincent Chou	Delia Lin



CHIMEI INNOLUX

Issued Date: 23, Jul. 2010 Model No.: V260H1 - P03

Approval

- CONTENTS -

REVISION HISTORY	 3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 CHARACTERISTICS 1.3 MECHANICAL SPECIFICATIONS	 4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT (BASED ON 2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL 2.3 ELECTRICAL ABSOLUTE RATINGS (OPEN CELL)	5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD OPEN CELL	 7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE	9
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 BLOCK DIAGRAM OF INTERFACE 5.3 LVDS INTERFACE 5.4 COLOR DATA INPUT ASSIGNMENT	10
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	17
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	 21
8. DEFINITION OF LABELS 8.1 CMI OPEN CELL LABEL 8.1.1 FOR TAINAN LCM, NAN-HAI LCM, NINGBO LCM'S 8.1.2 FOR JHUNAN T2 LCM'S LABEL TYPE 8.2 CARTON LABEL 8.2.1 FOR TAINAN LCM, NAN-HAI LCM, NINGBO LCM'S 8.2.2 FOR JHUNAN T2 LCM'S CARTON LABEL TYPE	25
9. PACKAGING 9.1 PACKING SPECIFICATIONS 9.2 PACKING METHOD	 28
10. PRECAUTIONS 10.1 ASSEMBLY AND HANDLING PRECAUTIONS 10.2 SAFETY PRECAUTIONS	 30
11. MECHANICAL CHARACTERISTICS	 31





Approval

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 2.0	Feb. 11,'10	All	All	Approval Specification was first issued.
Ver 2.1	Jul. 23,'10	25~27	8	Add T2 LCM label information.
		31	11	Modify the drawing of mechanical.





Approval

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V260H1- P03 is a 26-inch TFT LCD cell with driver ICs and 2ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit/color). The backlight unit is not built in

1.2 CHARACTERISTICS

CHARACTERISTICS ITEMS	SPECIFICATIONS
Screen Diagonal [in]	26.0
Pixels [lines]	1920 x 1080
Active Area [mm]	576 x 324
Sub -Pixel Pitch [mm]	0.100 (H)×0.300(V)
Pixel Arrangement	RGB vertical stripe
Weight [g]	TYP. 865
Physical Size [mm]	592(W) x 339.8(H) x 1.83(D) Typ.
Display Mode	TN, Normally White
Contrast Ratio	800:1 Typ.
	(Typical value measured at CMI's module)
Glass thickness (Array/CF) [mm]	0.7 / 0.7
Viewing Angle (CR>10)	+80/-80(H), +80/-70(V) Typ.
	(Typical value measured at CMI's module)
Color Chromaticity	R= 0.654, 0.329
	G= 0.275,0.600
	B= 0.147,0.106
	W= 0.320,0.365
	*Please refer to "color chromaticity" on p.21
Cell Transparency [%]	6.1% Typ.
	(Typical value measured at CMI's module)
Polarizer (CF side)	Anti-Glare coating,
	587.4(W) x 335.2(H). Hardness: 3H
Polarizer (TFT side)	587.4(W) x 335.2(H)

1.3 MECHANICAL SPECIFICATIONS

Item	Min.	Тур.	Max.	Unit	Note
Weight 865 I/F connector mounting position The mounting inclination of the con			g		
Weight 865 g	/1)				
1/1 Connector mounting position	the screen center		(1)		

Note (1) Connector mounting position





Approval

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT (BASED ON CMI MODULE V260H1-L03)


Item	Symbol	Va	lue	Unit	Note
item	Syllibol	Min.	Max.	Offic	Note
Storage Temperature	T _{ST}	-20	+60	ōC	(1)
Operating Ambient Temperature	T _{OP}	0	+50	ºC	(1), (2)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 ${}^{\circ}$ C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.

Relative Humidity (%RH)





Approval

2.2 ABSOLUTE RATINGS OF ENVIRONMENT (OPEN CELL)

 $Storage\ Condition: With\ shipping\ package.$

Storage temperature range : 25 \pm 5 $^{\circ}$ C Storage humidity range : 50 \pm 10%RH

Shelf life : a month

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 ELECTRICAL ABSOLUTE RATINGS (OPEN CELL)

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Power Supply Voltage	Vcc	-0.3	13.5	V	(1)
Input Signal Voltage	VIN	-0.3	3.6	V	(1)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.



Approval

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

 $Ta = 25 \pm 2 \,{}^{\circ}C$

	White Pattern Horizontal Stripe Black Pattern Differential Input High Threshold Voltage Differential Input Low Threshold Voltage Common Input Voltage Differential input voltage Terminating Resistor MOS Input High Threshold Voltage	Cymbol		Value		Unit	Note	
		eler	Symbol	Min.	Тур.	Max.	Ullit	Note
Power Sup	oply Voltage		V _{CC}	10.8	12	13.2	V	(1)
Rush Curr	ent		I _{RUSH}	_	_	3.0	Α	(2)
		White Pattern	_	_	0.29	_	Α	
Rush Current Power Supply Di Tr Di Tr LVDS interface Di Te	oply Current	Horizontal Stripe	_	_	0.45	-	А	(3)
	Power Supply Current Horizontal Stripe Black Pattern Differential Input High Threshold Voltage Differential Input Low Threshold Voltage Common Input Voltage	Black Pattern	_	_	0.46	0.55	Α	
- - -			V_{LVTH}	+100	_		mV	
	Differential In	nput Low	V_{LVTL}	_	1-	-100	mV	
	Common Inp	out Voltage	V _{CM}	1.0	1.2	1.4	V	(4)
LVDS (interface [Differential in	nput voltage	V _{ID}	200		600	mV	
	Terminating	Resistor	R _T		100	_	ohm	
CMOS	Input High T	nreshold Voltage	V _{IH}	2.7	_	3.3	V	
interface	Input Low Th	reshold Voltage	V _{IL}	0	_	0.7	V	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:






Global LCD Panel Exchange Center


Issued Date: 23, Jul. 2010 Model No.: V260H1 - P03


Approval

Vcc rising time is 470us




Note (3) The specified power supply current is under the conditions at Vcc = 12 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.















Note (4) The LVDS input characteristics are as follows:



4. BLOCK DIAGRAM

4.1 TFT LCD MODULE







Approval

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment

Pin	Name	Description	Note					
1	VCC	+12V power supply						
2	VCC	+12V power supply						
3	VCC	+12V power supply						
4	VCC	+12V power supply						
5	VCC	+12V power supply						
6	GND	Ground						
7	GND	Ground						
8	GND	Ground						
9	GND	Ground						
10	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0						
11	ORX0+							
12	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	(4)					
13	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	(1)					
14	ORX2-	GND Ground GND Ground GND Ground GND Ground GND Ground GND Ground GNZ0- Odd pixel Negative LVDS differential data input. Channel 0 ORX0+ Odd pixel Positive LVDS differential data input. Channel 0 ORX1- Odd pixel Negative LVDS differential data input. Channel 1 ORX1+ Odd pixel Positive LVDS differential data input. Channel 1 ORX2- Odd pixel Negative LVDS differential data input. Channel 2 ORX2+ Odd pixel Positive LVDS differential data input. Channel 2 GND Ground OCLK- Odd pixel Negative LVDS differential clock input OCLK+ Odd pixel Negative LVDS differential clock input. GND Ground ORX3- Odd pixel Negative LVDS differential data input. Channel 3 ORX3+ Odd pixel Positive LVDS differential data input. Channel 3 N.C. No Connection N.C. No Connection GND Ground ERX0- Even pixel Negative LVDS differential data input. Channel 0 ERX0+ Even pixel Positive LVDS differential data input. Channel 0						
15	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2						
16	GND	Ground						
17	GND Ground OCLK- Odd pixel Negative LVDS differential clock input OCLK+ Odd pixel Positive LVDS differential clock input. GND Ground		(1)					
18	OCLK+	+ Odd pixel Positive LVDS differential clock input.						
19	GND	Ground						
20	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(1)					
21	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	(1)					
22	VCC VCC GND GND GND GND ORX0- ORX0+ ORX1- ORX1+ ORX2- ORX2+ GND OCLK- OCLK+ GND ORX3-	No Connection	(0)					
23	N.C.	No Connection	(3)					
24	GND	Ground						
25	ERX0-	Even pixel Negative LVDS differential data input. Channel 0						
26	ERX0+	Even pixel Positive LVDS differential data input. Channel 0						
27	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	(4)					
28	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	(1)					
29	ERX2-	Even pixel Negative LVDS differential data input. Channel 2						
30	ERX2+	Even pixel Positive LVDS differential data input. Channel 2						
31	GND	Ground						
32	ECLK-	Even pixel Negative LVDS differential clock input.	/4)					
33	ECLK+	Even pixel Positive LVDS differential clock input.	(1)					



CHIMEI INNOLUX


Issued Date: 23, Jul. 2010 Model No.: V260H1 – P03

Approval

34	GND	Ground	
35	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(1)
	(1)		
37	N.C.	No Connection	(2)
38	ERX3- Even pixel Negative LVDS differential data input. Channel 3 RRX3+ Even pixel Positive LVDS differential data input. Channel 3 N.C. No Connection N.C. No Connection GND Ground N.C. No Connection N.C. No Connection	(3)	
39	GND	Ground	
40	N.C.	No Connection	
41	N.C.	No Connection	
42	N.C.	No Connection	(3)
43	N.C.	No Connection	
44	N.C.	No Connection	
45	SELLVDS	High(3.3V) or open for VESA, Low (GND) for JEIDA	(4)(5)
46	N.C.	No Connection	
47	N.C.	No Connection	
48	N.C.	No Connection	(2)
49	N.C.	No Connection	(3)
50	N.C.	No Connection	
51	N.C.	No Connection	

Note (1) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel

Note (2) LVDS connector pin order defined as follows



Note (3) Reserved for internal use. Please leave it open.


Note (4) Low: JEIDA LVDS Format (Connect to GND), High or open: VESA Format. (Connect to +3.3V)





Approval

Note (5) LVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)








Approval

5.2 BLOCK DIAGRAM OF INTERFACE

CNF1







Approval

ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data

OB0~OB7: Odd pixel B data

DE: Data enable signal DCLK: Data clock signal


- Note (1) The system must have the transmitter to drive the module.
- Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.
- Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.




Approval

5.3 LVDS INTERFACE

VESA LVDS format: (SELLVDS pin=H or open)



JEDIA LVDS format: (SELLVDS pin=L)



R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal DCLK: Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".





Approval

5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

												Da	ata	Sigr	nal										
Color					Re	ed				Green								Blue							
Black Red		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B5	B4	ВЗ	B2	B1	В
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale Of Red	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	:	:	:	:	:	:	:	:	:	:	·	:):	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	·	÷	÷		:	:	:	:	:	:	:	:	:	:	:	:	
	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
Scale	:	:	:			:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
ocale Of	:	1	:	: \	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	
areen	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
2 KOV	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
Gray Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
ocaie Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
ار Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	
oiue	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Approval

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
LVDS Receiver Clock	Frequency	F _{clkin} (=1/TC)	60	74.25	80	MHz		
	Input cycle to cycle jitter	T_{rcl}	_	1	200	ps	(3)	
	Spread spectrum modulation range	Fclkin_mo	F _{clkin} -2%	_	F _{clkin} +2%	MHz	(4)	
	Spread spectrum modulation frequency	F _{SSM}			200	KHz	(4)	
LVDS	Setup Time	Tlvsu	600	- \	1- •	ps	(5)	
Receiver Data	Hold Time	Tlvhd	600	7	4	ps		
	Frame Rate	F_{r5}	47	50	53	Hz		
Vertical		F _{r6}	57	60	63	Hz		
Active Display	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb	
Term	Display	Tvd	1080	1080	1080	Th	_	
	Blank	Tvb	35	45	55	Th	_	
Horizontal Active	Total	Th	1050	1100	1150	Тс	Th=Thd+Thb	
	Display	Thd	960	960	960	Тс	_	
Display Term	Blank	Thb	90	140	190	Тс	_	

Note (1) Please make sure the range of pixel clock has follow the below equation:

$$\mathsf{Fclkin}(\mathsf{max}) \, \geq \, \mathsf{Fr6} \, \times \, \mathsf{Tv} \, \times \, \mathsf{Th}$$

$$Fr5 \times Tv \times Th \ge Fclkin(min)$$

Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below:




Issued Date: 23, Jul. 2010




Model No.: V260H1 – P03
Approval

INPUT SIGNAL TIMING DIAGRAM




Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = $IT_1 - TI$






Approval

Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM






Approval

6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.





Approval

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Ta	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	V_{CC}	12.0	V		
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"				
Lamp Current	I_L	7.5 ± 0.5	mA		
Oscillating Frequency (Inverter)	F _W	40 ± 3	KHz		
Vertical Frame Rate	Fr	60	Hz		

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown as below. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (5).

Item		Symbol	Condition	Min.	Тур.	Мах.	Unit	Note	
Color Chromaticity	Red	Rcx			0.654		-		
	neu	Rcy			0.329		-		
	Green	Gcx	$\theta_x=0^\circ$, $\theta_Y=0^\circ$		0.275		-		
	Green	Gcy	Viewing Angle at Normal		0.600		-	(0) (5)	
	ty Blue	Всх	Direction	-	0.147	_	-	(0),(5)	
	Dide	Всу	Standard light source "C"		0.106		-		
	White	Wcx			0.320		-		
	vvriite	Wcy			0.365		-		
Center Transmittance		Т%	$\theta_x=0^\circ$, $\theta_Y=0^\circ$	-	6.1	-	%	(1),(7)	
Contrast Ratio		CR	with CMI module		800	-		(1),(3)	
Response Time		T _R	$\theta_{x}=0^{\circ}, \ \theta_{Y}=0^{\circ}$	-	1.4		ms	(1),(4)	
		T _F	with CMI Module@60Hz	-	3.6		ms		
White Variation		δW	θ_x =0°, θ_Y =0° with CMI module	-	-	1.3	-	(1),(6)	
Viewing Angle	Horizontal	θ_x +			80				
	TIUTIZUTI(al	θ_{x} -	CR≥10		80		Dog	(1),(2)	
	Vertical	θγ+	With CMI module		80		Deg.		
	vertical	θ _Y -			70				



Global LCD Panel Exchange Center


Issued Date: 23. Jul. 2010 Model No.: V260H1 - P03

Approval

- Note (0) Light source is the standard light source "C" which is defined by CIE and driving voltage are based on suitable gamma voltages. The calculating method is as following:
 - 1. Measure Module's and BLU's spectrum. White is without signal input and R,G,B are with signal input. BLU (for V260H1-L03) is supplied by CMI.
 - 2. Calculate cell's spectrum.
 - 3. Calculate cell's chromaticity by using the spectrum of standard light source "C".
- Note (1) Light source is the BLU which is supplied by CMI and driving voltage are based on suitable gamma voltages.

Note (2) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Autronic Conoscope Cono-80



Note (3) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255


L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).




Approval

Note (4) Definition of Response Time (T_R, T_F) :



Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement (CS-1000 or CA-210 calibrated by CS-2000) should be executed after lighting backlight for 1 hour in a windless room.








Approval

Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum \left[L \ (1), \ L \ (2), \ L \ (3), \ L \ (4), \ L \ (5)\right] / \ Minimum \left[L \ (1), \ L \ (2), \ L \ (3), \ L \ (4), \ L \ (5)\right]$




Active Area

Note (7) Definition of Transmittance (T%) :

Module is without signal input.








CHIMEI INNOLUX

8. DEFINITION OF LABELS

8.1 OPEN CELL LABEL


The barcode nameplate is pasted on each open cell as illustration for CMI internal control.

8.1.1 FOR TAINAN LCM, NAN-HAI LCM, NINGBO LCM's LABEL TYPE






8.1.2 FOR JHUNAN T2 LCM's LABEL TYPE



(a). Model Number: V260H1-P03

(b). Rev.: XX



Serial ID includes the information as below:

Manufactured Date: Year: 0~9, for 2010~2019

2. Month: 1~9 & A~C for Jan. ~ Dec.

Date: 1~9 & A~Z (exclude I, O, Q, U) for 1st~31th

Serial No: Module manufacture sequence no




Approval

8.2 CARTON LABEL

The barcode nameplate is pasted on each box as illustration, and its definitions are as following explanation

8.2.1 FOR TAINAN LCM, NAN-HAI LCM, NINGBO LCM's CARTON LABEL TYPE



(a) Model Name: V260H1- P03

(b) Carton ID: CMI internal control


(c) Quantities: 21





Approval


8.2.2 FOR JHUNAN T2 LCM's CARTON LABEL TYPE



(a). Model Number: V260H1-P03

(b). Rev.: XX

(c). Packing quantity: 21 PCS



Serial ID includes the information as below:


(a). Manufactured Date: Year: 0~9, for 2010 ~2019

Month: 1~9 & A~C for Jan. ~ Dec.

Date: 1~9 & A~Z (exclude I, O, Q, U) for 1st~31th

(b). Serial No: Module packing sequence no.









9. PACKAGING

9.1 PACKING SPECIFICATIONS

(1) 21PCS LCD TV Panels / 1 Box

(2) Box dimensions: 812 (L) X 572 (W) X 277 (H)

(3) Weight: approximately 27.5 Kg

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method





Figure. 9-1 packing method








Sea / Land Transportation (40ft HQ Container)

Sea / Land Transportation (40ft Container)



Air Transportation




Figure. 9-2 packing method



Approva

10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the product during assembly.
- (2) To assemble backlight or install module into user's system can be only in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) It's not permitted to have pressure or impulse on the module because the LCD panel will be damaged.
- (4) Always follow the correct power sequence when the product is connecting and operating. This can prevent damage to the CMOS LSI chips during latch-up.
- (5) Do not pull the I/F connector in or out while the module is operating.
- (6) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (7) It is dangerous that moisture come into or contacted the product, because moisture may damage the product when it is operating.
- (8) High temperature or humidity may reduce the performance of module. Please store this product within the specified storage conditions.
- (9) When ambient temperature is lower than 10°C may reduce the display quality. For example, the response time will become slowly.

10.2 SAFETY PRECAUTIONS

- (1) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (2) After the product's end of life, it is not harmful in case of normal operation and storage.





Approval

11. MECHANICAL CHARACTERISTICS

