



Tentative Specification

Preliminary Specification

Approval Specification

MODEL NO.: V185B1 SUFFIX: L02

APPROVED BY	SIGNATURE
Name / Title	
Note	
Please return 1 copy for your co and comments.	nfirmation with your signature

Approved By	Checked By	Prepared By
Chao-Chun Chung	Roger Huang	Kimi Lin

Version 2.2

1

Date : 14 Jun 2010

 \Diamond



PRODUCT SPECIFICATION

- CONTENTS -	
REVISION HISTORY	
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT	5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 Vcc Power Dip Condition: 3.3 BACKLIGHT UNIT	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT	11
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 LVDS DATA MAPPING TABLE 5.3 BACKLIGHT UNIT 5.4 COLOR DATA INPUT ASSIGNMENT	12
 6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE 	15
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	18
8. PACKAGING 8.1 PACKING SPECIFICATIONS 8.2 PACKING METHOD	21
9. DEFINITION OF LABELS 9.1 CMO MODULE LABEL	23
10. RELIABILITY TEST	24
 11. PRECAUTIONS 11.1 ASSEMBLY AND HANDLING PRECAUTIONS 11.2 SAFETY PRECAUTIONS 11.3 SAFETY STANDARDS 11.4 STORAGE 11.5 OPERATION CONDITION GUIDE 11.6 OTHER 	25
12. MECHANICAL CHARACTERISTICS	27

Date : 14 Jun 2010

屏库:全球液晶屏交易中心

 \Diamond



PRODUCT SPECIFICATION

REVISION HISTORY

Version	Date	Section	Description
Ver 2.0 Ver 2.1	Mar,23, 10	All Page 18 Page 27 Page 28 Page 4	V185B1-L02 Approval specification was first issued. Viewing Angle Modify Drawing Modify Drawing 1.1 OVERVIEW (Model name change from V185B1-L01 to V185B1-L02)
Ver 2.2	Jun,14, 10	Page 4	1.1 OVERVIEW (Model name change from V185B1-L01 to V185B1-L02)

Version 2.2

3

Date : 14 Jun 2010



1. GENERAL DESCRIPTION

1.1 OVERVIEW

V185B1-L02 is a 18.5" TFT Liquid Crystal Display module with 2 CCFL Backlight unit and 30pin 1ch-LVDS interface. This module supports 1366 x 768 WXGA mode and can display up to 16.7M colors. The inverter module for Backlight is not built in.

1.2 FEATURES

- Contrast ratio 1000:1
- Response time 5ms.
- Brightness 250nits
- Color saturation NTSC 72%.
- WXGA (1366 x 768 pixels) resolution.
- DE (Data Enable) only mode.
- LVDS (Low Voltage Differential Signaling) interface.
- RoHS compliance.

1.3 APPLICATION

- TFT LCD Monitor

1.4 GENERAL SPECIFICATIONS

ltem	Specification	Unit	Note
Active Area	409.8 (H) × 230.4(V) (18.5" diagonal)	mm	(1)
Bezel Opening Area	413.4(H) x 234 (V)	mm	(1)
Driver Element	a-Si TFT active matrix	-	-
Pixel Number	1366 x R.G.B. x 768	pixel	-
Pixel Pitch	0.3 (H) x 0.3 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Transmissive Mode	Normally White	-	-
Surface Treatment	AG type, 3H hard coating, Haze 25	-	
Module Power Consumption	14.4	Watt	(2)

1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	429.87	430.37	430.87	mm	
Module Size	Vertical(V)	254.1	254.6	255.1	mm	(1)
	Depth(D)	15.75	16.25	16.75	mm	
We	ight	-	1965	2000	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Please refer to sec. 3.1 & 3.2 in this document for more information of power consumption.

Version 2.2

4

Date : 14 Jun 2010





2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT


ltem	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Unit	NOLE
Storage Temperature	T _{ST}	-20	60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	50	°C	(1), (2)
Shock (Non-Operating)	S _{NOP}	-	50	G	(3), (5)
Vibration (Non-Operating)	V _{NOP}	-	1.5	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. (Ta \leq 40 °C).

- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.

Note (2) The temperature of panel display surface area should be 0 °C Min. and 60 °C Max.




Note (3) 50G,11ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.

Note (4) 10 ~ 300 Hz, 10min/cycle, 3 cycles each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough

so that the module would not be twisted or bent by the fixture.

The fixing condition is shown as below:



Version 2.2

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com



奇美電子

PRODUCT SPECIFICATION

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Unit	Note	
Power Supply Voltage	Vcc	-0.3	+6.0	V	(1)	
Logic Input Voltage	Vlogic	-0.3	+2.7	V		

2.2.2 BACKLIGHT UNIT

Item	Symbol	Value			Note
nem	Symbol	Min.	Max.	Unit	Note
Lamp Voltage	VL	-	2.5K	V _{RMS}	(1), (2), I _L = 7.5mA
Lamp Current	١L	2.0	8.0	mA _{RMS}	(1) (2)
Lamp Frequency	FL	40	80	KHz	(1), (2)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation

should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to 3.2 for further information).

Version 2.2

6

Date : 14 Jun 2010

 $\langle p \rangle$



PRODUCT SPECIFICATION


3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

.1 TFT LCD MODULE Ta = 25 ± 2 °C							
Parameter		Symbol		Value		Unit	Note
		Symbol	Min.	Тур.	Max.	Onit	Note
Power Supply	v Voltage	Vcc	4.5	5.0	5.5	V	-
Ripple Vo	Itage	V _{RP}	-	-	300	mV	-
Power on Rus	h Current	I _{RUSH}	-	-	3	А	(2)
	White		-	0.44	0.6	А	(3)a
Power Supply Current	Black		-	0.58	0.9	Α	(3)b
	Vertical Stripe		-	0.6	0.9	A	(3)c
Power Consumption(with	out Backlight Unit)	PLCD	-	3.0	4.5	Watt	(4)
LVDS differential input voltage		Vid	200	-	600	mV	(5)
LVDS common input voltage		Vic	1.0	1.2	1.4	V	-
Logic High Input Voltage		VIH	2.0		2.7	V	
Logic Low Inpu	ut Voltage	VIL			0.5	V	

Note (1) The module should be always operated within above ranges.

Note (2) Power on rush current measurement conditions:



Version 2.2

Date : 14 Jun 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited


7

屏库:全球液晶屏交易中心






- PRODUCT SPECIFICATION
- Note (3) The specified power supply current is under the conditions at Vcc = 5.0 V, Ta = $25 \pm 2 \ ^{\circ}C$, $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.



Note (4) The power consumption is specified at the pattern with the maximum current.




Version 2.2

Date : 14 Jun 2010

8



3.2 Vcc Power Dip Condition:




Dip condition: $4.0V \le Vcc \le 4.5V, Td \le 20ms$

3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Parameter	Symbol	Value			Unit	Note
i arameter	Symbol	Min.	Тур.	Max.	Onit	NOLE
Lamp Input Voltage	VL		760	836	V _{RMS}	$I_{L} = 7.5 \text{ mA}$
Lamp Current	١L	2.0	7.5	8.0	mA _{RMS}	(1)
Lamp Turn On Voltage	Vs			1460(25° ℃)	V _{RMS}	(2)
Lamp Tum On Voltage	۷S			1680(0 ℃)	V _{RMS}	(2)
Operating Frequency	F_L	40		80	KHz	(3)
Lamp Life Time	L _{BL}	50000			Hrs	(5), I _L = 7.5mA
Power Consumption	PL		11.4		W	(4), $I_L = 7.5 \text{ mA}$

Note (1) Lamp current is measured by current amplify & oscilloscope as shown below:



Measure equipment: Current Amplify: Tektronix TCPA300 Current probe: Tektronix TCP312 Oscilloscope: TDS3054B

- Note (2) The voltage that must be larger than Vs should be applied to the lamp for more than 1 second after startup. Otherwise, the lamp may not be turned on normally. It is the value output voltage of NF circuit.
- Note (3) The lamp frequency may produce interference with horizontal synchronization frequency from the display, which might cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronization frequency and its harmonics as far as possible.

Version 2.2

9

Date : 14 Jun 2010





Note (4) $P_L = I_L \times V_L \times 2$ (for 2 lamps)

- Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition $Ta = 25 \pm 2 \ ^{\circ}C \text{ and}(I_{L} = \underline{7.5} \text{ mArms})$ until one of the following events occurs:
 - (a) When the brightness becomes \leq 50% of its original value.
 - (b) When the effective ignition length becomes \leq 80% of its original value.


(The effective ignition length is a scope that luminance is over 80% of that at the center point.)


Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid producing too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform. (Unsymmetrical ratio is less than 10%) Please do not use the inverter which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- a. The asymmetry rate of the inverter waveform should be 10% below;
- b. The distortion rate of the waveform should be within $\sqrt{2} \pm 10\%$;
- c. The ideal sine wave form shall be symmetric in positive and negative polarities





Version 2.2

10


Date : 14 Jun 2010






4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT



Version 2.2

11

Date : 14 Jun 2010





5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

Pin	Name	Description
1	NC	Not connection, this pin should be open.
2	NC	Not connection, this pin should be open.
3	NC	Not connection, this pin should be open.
4	GND	Ground
5	RX0-	Negative LVDS differential data input. Channel 0
6	RX0+	Positive LVDS differential data input. Channel 0
7	GND	Ground
8	RX1-	Negative LVDS differential data input. Channel 1
9	RX1+	Positive LVDS differential data input. Channel 1
10	GND	Ground
11	RX2-	Negative LVDS differential data input. Channel 2
12	RX2+	Positive LVDS differential data input. Channel 2
13	GND	Ground
14	RXCLK-	Negative LVDS differential clock input.
15	RXCLK+	Positive LVDS differential clock input.
16	GND	Ground
17	RX3-	Negative LVDS differential data input. Channel 3
18	RX3+	Positive LVDS differential data input. Channel 3
19	GND	Ground
20	NC	Not connection, this pin should be open.
21	NC	Not connection, this pin should be open.
22	NC	Not connection, this pin should be open.
23	GND	Ground
24	GND	Ground
25	GND	Ground
26	Vcc	+5.0V power supply
27	Vcc	+5.0V power supply
28	Vcc	+5.0V power supply
29	Vcc	+5.0V power supply
30	Vcc	+5.0V power supply

Note (1) Connector Part No.: 093G30-B0001A(STARCONN) or MSAKT2407P30HA (STM)

- Note (2) Mating Wire Cable Connector Part No.: FI-X30H(JAE) or FI-X30HL(JAE)
- Note (3) Mating FFC Cable Connector Part No.: 217007-013001 (P-TWO) or JF05X030-1 (JAE)
- Note (4) The first pixel is odd.
- Note (5) Input signal of even and odd clock should be the same timing.

Date : 14 Jun 2010

 $\langle P \rangle$



PRODUCT SPECIFICATION

5.2 LVDS mapping table

LVDS Channel 0	LVDS output	D7	D6	D4	D3	D2	D1	D0
	Data order	G0	R5	R4	R3	R2	R1	R0
LVDS Channel 1	LVDS output	D18	D15	D14	D13	D12	D9	D8
	Data order	B1	B0	G5	G4	G3	G2	G1
LVDS Channel 2	LVDS output	D26	D25	D24	D22	D21	D20	D19
LVDS Channel 2	Data order	DE	NA	NA	B5	B4	B3	B2
LVDS Channel 3	LVDS output	D23	D17	D16	D11	D10	D5	D27
LVDS Charmer S	Data order	NA	B7	B6	G7	G6	R7	R6

5.3 BACKLIGHT UNIT:

Pin	Symbol	Description	Remark
1	HV	High Voltage	Pink
2	LV	Low Voltage	White

Note (1) Connector Part No.: YEONHO 35001HS-02L or equivalent

Version 2.2

13

Date: 14 Jun 2010





5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

												Da		Sigr											
	Color	-			Re									reer							Blu				
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6		G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
L	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		1	1	1	1	1	1	1
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	:	:	:	:	:	:	:	:	:	:	:	:	:	•		:	•	:	:	:	:	:		:	:
Scale		:	:	:	:	:	;	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:		:	÷	:	:	:	:	-	:	:	:	:	:	:				:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
0	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
L	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:		÷	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:				:	:
Of		:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1		1	0	1
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1		1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 2.2

14

Date : 14 Jun 2010



6. INTERFACE TIMING


6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
¥	Frequency	Fc	60.0	76	96	MHz	-
	Period	Tc	-	13.0	-	ns	
	Input cycle to cycle jitter	T_{rcl}	-	-	200	ps	(1)
LVDS Clock	Spread spectrum modulation range	Fclkin_mod	Fc*98%	-	Fc* 102%	MHz	(2)
	Spread spectrum modulation frequency	F _{SSM}	-	-	200	KHz	
	High Time	Tch	-	4/7	-	Tc	-
	Low Time	Tcl	-	3/7		Тс	-
LVDS Data	Setup Time	Tlvs	600	-	-	ps	(3)
EVDS Data	Hold Time	Tlvh	600		-	ps	
	Frame Rate	Fr	50	60	75	Hz	Tv=Tvd+Tvb
Vertical Active Display Term	Total	Τv	800	806	815	Th	-
vertical Active Display Term	Display	Tvd	768	768	768	Th	-
	Blank	Tvb	Tv-Tvd	38	Tv-Tvd	Th	-
	Total	Th	1500	1560	1570	Tc	Th=Thd+Thb
Horizontal Active Display Term	Display	Thd	1366	1366	1366	Tc	-
	Blank	Thb	Th-Thd	194	Th-Thd	Tc	-

Note: Because this module is operated by DE only mode, Hsync and Vsync input signals are ignored.

INPUT SIGNAL TIMING DIAGRAM



Version 2.2

15

Date : 14 Jun 2010


奇美雷

CHIMEI INNOLUX




PRODUCT SPECIFICATION

Note (1) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = $I T_1 - TI$




Note (2) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (3) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.





The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited


One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com





6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



 $5 \leq t7 \leq 100 \text{ msec}$

Note.

- (1) The supply voltage of the external system for the module input should be the same as the definition of Vcc.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation of the LCD turns off, the display may momentarily become abnormal screen.
- (3) In case of VCC = off level, please keep the level of input signals on the low or keep a high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.
- (6) CMO won't take any responsibility for the products which are damaged by the customers not following the Power Sequence.
- (7) There might be slight electronic noise when LCD is turned off (even backlight unit is also off). To avoid this symptom, we suggest "Vcc falling timing" to follow "t7 spec".

Version 2.2	Version 2	.2
--------------------	-----------	----

17

Date : 14 Jun 2010

 $\langle P \rangle$



PRODUCT SPECIFICATION

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	°C		
Ambient Humidity	Ha	50±10	%RH		
Supply Voltage	V _{CC}	5V	V		
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"				
Lamp Current		7.5±0.5	mA		
Inverter Operating Frequency	FL	55±5	KHz		
Inverter	Logah MIT70070.50				

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (5).

(1) (5)
(1), (5)
(4), (5)
(2), (5)
(2)
(3)
(5), (6)
(1), (5)
(1), (0)
(1), (5)
2

Version 2.2

18


Date : 14 Jun 2010

 $\langle p \rangle$



PRODUCT SPECIFICATION

Note (1) Definition of Viewing Angle $(\theta x, \theta y)$:



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR(5)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R , T_F):



Version 2.2

19

Date : 14 Jun 2010





Note (4) Definition of Luminance of White (L_C):


Measure the luminance of gray level 255 at center point

 $L_{C} = L(5)$

L (x) is corresponding to the luminance of the point X at Figure in Note (6).

Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a windless room.



Note (6) Definition of White Variation (δ W):

Measure the luminance of gray level 255 at 9 points

 $\delta W = Maximum [L (1), L (2) \dots L (4), L (9)] / Minimum [L (1), L (2) \dots L (4), L (9)]$



Version 2.2 20 Date : 14 Jun 2010






8. PACKAGING :


- 8.1 PACKING SPECIFICATIONS
- (1) 9 LCD modules / 1 Box
- (2) Box dimensions: 525(L) X 284 (W) X 360 (H) mm
- (3) Weight: 19.40 Kg (9 modules per box)
- (4) Desiccant (Drier) : Weight 30g / 1 piece, Cobalt chloride free.

8.2 PACKING METHOD

(1) Carton Packing should have no failure in the following reliability test items.

Test Item	Test Conditions	Note
	ISTA STANDARD	
	Random, Frequency Range: 1 – 200 Hz	
Vibration	Top & Bottom: 30 minutes (+Z), 10 min (-Z),	Non Operation
	Right & Left: 10 minutes (X)	
	Back & Forth 10 minutes (Y)	
Dropping Test	1 Corner, 3 Edge, 6 Face, ISTA STANDARD	Non Operation





21

Date : 14 Jun 2010

Figure. 8-1 Packing method





Sea / Land Transportation (40ft HQ Container)

Sea / Land Transportation (40ft Container)




Figure. 8-2 Packing method

Version 2.2

22


Date : 14 Jun 2010



9. DEFINITION OF LABELS

9.1 CMO MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: V185B1-L02

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.

Serial ID: XXXXXXXYMDLNNNN



Serial ID includes the information as below:

Manufactured Date:

Year: 2001=1,2002=2,2003=3,2004=4...2010=0,2011=1,2012=2..

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I ,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product

Product Line: 1 -> Line1, 2 -> Line 2, ... etc.

Version	2.2
----------------	-----

Date : 14 Jun 2010

 $\langle p \rangle$



PRODUCT SPECIFICATION

10. Reliability Test

Environment test conditions are listed as following table.

Items	Required Condition	Note
Temperature Humidity Bias (THB)	Ta= 50°C,80%RH, 240hours	
High Temperature Operation (HTO)	Ta= 50 $^\circ\!\mathrm{C}$, 50%RH , 240hours	
Low Temperature Operation (LTO)	Ta= 0°C,240hours	
High Temperature Storage (HTS)	Ta= 60 $^{\circ}$ C , 240hours	
Low Temperature Storage (LTS)	Ta= -20 $^\circ\!$ C , 240hours	
Vibration Test (Non-operation)	Acceleration: 1.5 Grms Wave: Half-sine Frequency: 10 - 300 Hz Sweep: 30 Minutes each Axis (X, Y, Z)	
Shock Test (Non-operation)	Acceleration: 50 G Wave: Half-sine Active Time: 11 ms Direction : \pm X, \pm Y, \pm Z.(one time for each Axis)	
Thermal Shock Test (TST)	-20 $^\circ\!\mathrm{C}/30$ min , 60 $^\circ\!\mathrm{C}$ / 30min , 100 cycles	
On/Off Test	25°C ,On/10sec , Off /10sec , 30,000 cycles	
ESD (Electro Static Discharge)	Contact Discharge: ± 8KV, 150pF(330Ω) Air Discharge: ± 15KV, 150pF(330Ω)	
Altitude Test	Operation:10,000 ft / 24hours Non-Operation:30,000 ft / 24hours	

Version 2.2

24

Date : 14 Jun 2010





11. PRECAUTIONS

- 11.1 ASSEMBLY AND HANDLING PRECAUTIONS
- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) To assemble or install module into user's system can be only in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) It's not permitted to have pressure or impulse on the module because the LCD panel and Backlight will be damaged.
- (4) Always follow the correct power sequence when LCD module is connecting and operating. This can prevent damage to the CMOS LSI chips during latch-up.
- (5) Do not pull the I/F connector in or out while the module is operating.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) It is dangerous that moisture come into or contacted the LCD module, because moisture may damage LCD module when it is operating.
- (9) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (10) When ambient temperature is lower than 10°C may reduce the display quality. For example, the response time will become slowly, and the starting voltage of CCFL will be higher than room temperature.

11.2 SAFETY PRECAUTIONS

- (1) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

11.3 SAFETY STANDARDS

The LCD module should be certified with safety regulations as follows:

- (1) UL60950-1 or updated standard.
- (2) IEC60950-1 or updated standard.

11.4. Storage

- (1) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0° C to 35° C And relative humidity of less than 70%
- (2) Do not store the TFT LCD module in direct sunlight
- (3) The module should be stored in dark place. It is prohibited to apply sunlight or fluorescent light in storing

Version 2.2	25	Date : 14 Jun 2010



- 11.5. Operation condition guide
- (1) The LCD product should be operated under normal condition. Normal condition is defined as below : Temperature : $20\pm15^{\circ}C$

Humidity: 65±20%

Display pattern : continually changing pattern(Not stationary)

(2) If the product will be used in extreme conditions such as high temperature, high humidity, high altitude, display pattern or operation time etc...It is strongly recommended to contact CMO for application engineering advice. Otherwise, Its reliability and function may not be guaranteed.

11.6 OTHER

When fixed patterns are displayed for a long time, remnant image is likely to occur.

Version 2.2

26


Date : 14 Jun 2010





12. MECHANICAL CHARACTERISTICS

[Refer to the next 2 pages]



Version 2.2


Date: 14 Jun 2010

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

27







Version 2.2

28

Date: 14 Jun 2010