

UNISONIC TECHNOLOGIES CO., LTD

UTRS3080

Preliminary

CMOS IC

# FAIL-SAFE, 500KBPS, RS-485 / RS-422 TRANSCEIVERS WITH ±12KV ESD-PROTECTED

#### DESCRIPTION

The UTC **UTRS3080** high-speed transceivers for RS-485/RS-422 communication contain one driver and one receiver. The device features fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. This means that the receiver output will be logic high if all transmitters on a terminated bus are disabled (high impedance). The UTC **UTRS3080** features reduced slew-rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables, allowing error-free data transmission up to 500kbps.

The transceiver typically draws  $375\mu A$  of supply current when unloaded or when fully loaded with the drivers disabled.

A device has a 1/8-unit-load receiver input impedance that allows up to 256 transceivers on the bus.

#### FEATURES

- \* True fail-safe receiver while maintaining EIA/TIA-485 compatibility
- \* Enhanced slew-rate limiting facilitates Error-Free data transmission
- \* 5.0V single power supply
- \* 1µA low-current shutdown mode
- \* Allow up to 256 transceivers on the Bus
- \* HBM ±12kV ESD protection for Drive / Receiver
- \* Driver short circuit current limit
- \* Thermal shutdown for overload protection

#### ORDERING INFORMATION

Ordering	Number	Daakaga	Decking
Lead Free	Halogen Free	Раскаде	Packing
UTRS3080L-S14-R	UTRS3080G-S14-R	SOP-14	Tape Reel

UTRS3080G-S14-R T T (1)Packing Type	(1) R: Tape Reel
(2)Package Type	(2) S14: SOP-14
(3)Green Package	(3) G: Halogen Free and Lead Free, L: Lead Free



#### MARKING



#### ■ PIN CONFIGURATION



#### PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION
1, 8, 13	N.C.	Not connected. Not internally connected.
2	RO	Receiver output. When $\overline{RE}$ is low and if A-B≥-20mV, RO will be high; if A-B≤ -200mV, RO will be low.
3	RE	Receiver output enable. Drive $\overline{RE}$ low to enable RO; RO is high impedance when $\overline{RE}$ is high. Drive $\overline{RE}$ high and DE low to enter low-power shutdown mode.
4	DE	Driver output enable. Drive DE high to enable driver outputs. These outputs are high impedance when DE is low. Drive $\overrightarrow{RE}$ high and DE low to enter low-power shutdown mode.
5	DI	Driver input. With DE high, a low on DI forces non-inverting output low and inverting output high. Similarly, a high on DI forces non-inverting output high and inverting output low.
6, 7	GND	Ground
9	Y	Non-inverting driver output
10	Z	Inverting driver output
11	В	Inverting receiver input
12	A	Non-inverting receiver input
14	V <sub>CC</sub>	Positive supply; 4.75V≤V <sub>CC</sub> ≤5.25V



### BLOCK DIAGRAM



SSOP-14



### Preliminary

#### **ABSOLUTE MAXIMUM RATING**

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sub>CC</sub>	+7.0	V
Control Input Voltage ( RE , DE)		-0.3 ~ (V <sub>CC</sub> +0.3)	V
Driver Input Voltage	DI	-0.3 ~ (V <sub>CC</sub> +0.3)	V
Driver Output Voltage (A, B, Y, Z)		±13	V
Receiver Input Voltage (A, B)		±13	V
Receiver Input Voltage, Full Duplex (A, B)		±25	V
Receiver Output Voltage (RO)		-0.3 ~ (V <sub>CC</sub> +0.3)	V
Continuous Power Dissipation (Derate 8.33mW/°C above +70°C)	P <sub>D</sub>	667	mW
Lead Temperature (Soldering, 10s)	TL	+300	°C
Operating Temperature Ranges	T <sub>OPR</sub>	-40 ~ +85	°C
Storage Temperature Range	T <sub>STG</sub>	-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

#### **DC ELECTRICAL CHARACTERISTICS**

(V <sub>CC</sub> =+5.0V $\pm$ 5%, T <sub>A</sub> =T <sub>MIN</sub> to T <sub>MAX</sub> , unless otherwise noted. Typical values are at V <sub>CC</sub> =+5.0V and T <sub>A</sub> =+25°C) (Note 1)							
PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
DRIVER							
Differential Driver Output (No Load)	V <sub>OD1</sub>	R <sub>T</sub> =10kΩ				5.0	V
Differential Driver Output	Maaa	Fig.1, R=50Ω (RS-422)		1.6			V
	V OD2	Fig.1, R=27Ω (RS-485)		1.4			V
Change in Magnitude of Differential Output Voltage (Note 2)	$\Delta V_{OD}$	Fig.1, R=50Ω or R=27Ω				0.2	V
Driver Common-Mode Output Voltage	Voc	Fig.1, R=50Ω or R=27Ω				3.0	V
Change In Magnitude of Common-Mode Voltage (Note 2)	$\Delta V_{OC}$	Fig.1, R=50Ω or R=27Ω				0.2	V
Input High Voltage	V <sub>IH1</sub>	DE, DI, RE		2.0			V
Input Low Voltage	V <sub>IL1</sub>	DE, DI, RE				0.8	V
DI Input Hysteresis	V <sub>HYS</sub>				100		mV
Input Current	I <sub>IN1</sub>	DE, DI, RE				±2.0	μA
Input Current (A and B)	1		V <sub>IN</sub> =12V			125	μA
Full Duplex	I <sub>IN4</sub>	$DE=GND, V_{CC}=GND 015.23V$	V <sub>IN</sub> =-7V			-75	μA
Output Leakage (Y and Z)		DE-GND Vac-GND or 5 25V	V <sub>IN</sub> =12V			125	μA
Full Duplex	10		V <sub>IN</sub> =-7V	-100			μA
Driver Short-Circuit Output		-7V≤V <sub>OUT</sub> ≤V <sub>CC</sub>		-250			mA
Current (Note 4)	V <sub>OD1</sub>	0V≤V <sub>OUT</sub> ≤12V				250	mA
		0V≤V <sub>OUT</sub> ≤V <sub>CC</sub>		±25			mA



#### Preliminary

### DC ELECTRICAL CHARACTERISTICS (Cont.)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
RECEIVER							
Receiver Differential Threshold Voltage	$V_{\text{TH}}$	V <sub>CM</sub> =+2.5V		-200		-20	mV
Receiver Input Hysteresis	$\Delta V_{TH}$				25		mV
Receiver Output High Voltage	V <sub>OH</sub>	I <sub>O</sub> =-4mA, V <sub>ID</sub> =-20mV		V <sub>CC</sub> -1.5			V
Receiver Output Low Voltage	V <sub>OL</sub>	I <sub>O</sub> =4mA, V <sub>ID</sub> =-200mV				0.4	V
Three-State Output Current at Receiver	I <sub>OZR</sub>	0.4V≤V <sub>0</sub> ≤ 2.4V				±1.0	μA
Receiver Input Resistance	R <sub>IN</sub>	-7V≤V <sub>CM</sub> ≤+12V		96			kΩ
Receiver Output Short-Circuit Current	I <sub>OSR</sub>	0V≤V <sub>RO</sub> ≤V <sub>CC</sub>		±7		±95	mA
SUPPLY CURRENT							
Supply Current	1	No Load,	DE=V <sub>CC</sub>		430	900	μA
	ICC	$\overline{\text{RE}}$ =DI=GND or V <sub>CC</sub>	DE=GND		375	600	μA
Supply Current in Shutdown Mode	I <sub>SHDN</sub>	DE=GND, V <sub>RE</sub> =V <sub>CC</sub>			1.0	10	μA

Notes: 1. All currents into the device are positive; all currents out of the device are negative. All voltages are referred to device ground unless otherwise noted.

2.  $\Delta V_{OD}$  and  $\Delta V_{OC}$  are the changes in  $V_{OD}$  and  $V_{OC}$ , respectively, when the DI input changes state.

3. The SRL pin is internally biased to  $V_{CC}$ / 2 by a 100k $\Omega$ /100k $\Omega$  resistor divider. It is guaranteed to be  $V_{CC}$ / 2 if left unconnected.

4. Maximum current level applies to peak current just prior to foldback-current limiting; minimum current level applies during current limiting.



#### **SWITCHING CHARACTERISTICS**

(V<sub>CC</sub>=+5.0V ±5%, T<sub>A</sub>=T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at V<sub>CC</sub>=+5.0V and T<sub>A</sub>=+25°C)

PARAMETER	SYMBOL	TEST CONDITIONS		TYP	MAX	UNIT
Driver Input to Output	t <sub>DPLH</sub>	Fig 2 and 5 D = 540 C = C = 100 p F		100		ns
	t <sub>DPHL</sub>	Fig.3 and 5, $R_{DIFF}$ =5422, $C_{L1}$ = $C_{L2}$ =100pF		100		ns
Driver Output Skew	t	Fig 3 and 5, Prose=540, CourtCourt 100nE		5	200	20
t <sub>DPLH</sub> - t <sub>DPHL</sub>	USKEW			5	200	115
Driver Rise or Fall Time	t <sub>DR</sub> , t <sub>DF</sub>	Fig.3 and 5, $R_{DIFF}$ =54 $\Omega$ , $C_{L1}$ = $C_{L2}$ =100pF		200		ns
Maximum Data Rate	f <sub>MAX</sub>		500			kbps
Driver Enable to Output High	t <sub>DZH</sub>	Fig.4 and 6, C <sub>L</sub> =100pF, S2 Closed			3500	ns
Driver Enable to Output Low	t <sub>DZL</sub>	Fig.4 and 6, C <sub>L</sub> =100pF, S1 Closed			3500	ns
Driver Disable Time from Low	t <sub>DLZ</sub>	Fig.4 and 6, C <sub>L</sub> =15pF, S1 Closed			200	ns
Driver Disable Time from High	t <sub>DHZ</sub>	Fig.4 and 6, C <sub>L</sub> =15pF, S2 Closed			200	ns
	t <sub>RPLH</sub> ,	Fig.7 and 9,  V <sub>ID</sub>  ≥2.0V; Rise and Fall Time		200		
Receiver input to Output	t <sub>RPHL</sub>	of V <sub>ID</sub> ≤15ns				ns
t <sub>RPLH</sub> - t <sub>RPHL</sub>   Differential		Fig.7 and 9,  V <sub>ID</sub>  ≥2.0V; Rise and Fall Time		50		
Receiver Skew	IRSKD	of V <sub>ID</sub> ≤15ns		50		115
Receiver Enable to Output Low	t <sub>RZL</sub>	Fig.2 and 8, C <sub>L</sub> =100pF, S1 Closed		50		ns
Receiver Enable to Output High	t <sub>RZH</sub>	Fig.2 and 8, C <sub>L</sub> =100pF, S2 Closed		50		ns
Receiver Disable Time from Low	t <sub>RLZ</sub>	Fig.2 and 8, C <sub>L</sub> =100pF, S1 Closed		50		ns
Receiver Disable Time from	taua	Fig.2 and 8 C = 100nE S2 Closed		50		ne
High	<sup>I</sup> RHZ			50		115
Time to Shutdown	t <sub>SHDN</sub>	Note 1		200		ns
Driver Enable from Shutdown to	tanuaunu	Fig. 4 and 6. C. = 15nF. S2 Closed			4500	ne
Output High	LDZH(SHDN)	Fig. 4 and 0, CL=15pF, SZ Closed			4500	115
Driver Enable from Shutdown to	tanuaunu	Fig. 4 and 6 C = 15pE S1 Closed			4500	ne
Output Low	UZL(SHDN)	rig.4 and 0, CL-Topr, ST Closed			4500	115
Receiver Enable from Shutdown	t	Fig 4 and 6 C = 100nE S2 Closed			3500	20
to Output High	KZH(SHDN)	1 19.4 and 0, 0L-100pr, 32 0105eu			3300	115
Receiver Enable from Shutdown	tozi (OLIDAI)	Fig. 4 and 6. C. = 100 nF. S1 Closed			3500	ns
to Output Low	KZL(SHDN)	[1, 0] is and $[0, 0]$ is the property of the second se			5555	115

Note: The device is put into shutdown by bringing  $\overline{RE}$  high and DE low. If the enable inputs are in this state for less than 50ns, the device is guaranteed not to enter shutdown. If the enable inputs are in this state for at least 600ns, the device is guaranteed to have entered shutdown.



Preliminary

#### FUNCTION TABLE

Table 1 TRANSMITTING						
	INPUTS	OUTI	PUTS			
RE	DE	DI	Z	Y		
Х	1	1	0	1		
Х	1	0	1	0		
0	0	Х	High-Z	High-Z		
1	0	Х	Shut	down		

#### Table 2 RECEIVING

	INPUTS		OUTPUT
RE	DE	A-B	RO
0	Х	≥-0.02V	1
0	Х	≤-0.2V	0
0	Х	Open/Shorted	1
1	1	Х	High-Z
1	0	Х	Shutdown

X = Don't care

Shutdown mode, driver and receiver outputs high impedance



# UTRS3080

Preliminary

### TEST CIRCUIT



Fig. 1 Driver DC Test Circuit



Fig. 2 Receiver Enable/Disable Timing Test Load



Fig. 3 Driver Timing Test Circuit



Fig. 5 Driver Propagation Delays

1.5V

t<sub>PHI</sub>

Input

Fig. 7 Receiver Propagation Delays

Output

1.5V

t<sub>PLH</sub> –)

V<sub>OH</sub>

VOL

RO

1V A

-1V B



Fig. 4 Driver Enable/Disable Timing Test Load



Fig. 6 Driver Enable and Disable Times







# UTRS3080

#### ■ TEST CIRCUIT (Cont.)



Fig. 9 Receiver Propagation Delay Test Circuit

#### TYPICAL APPLICATION CIRCUIT



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

